New Symmetric Extendable Type Multilevel Inverter Topology With Reduced Switch Count

V. Thiyagarajan
{"title":"New Symmetric Extendable Type Multilevel Inverter Topology With Reduced Switch Count","authors":"V. Thiyagarajan","doi":"10.1109/ICEES.2019.8719287","DOIUrl":null,"url":null,"abstract":"This paper proposes a new symmetric extendable type multilevel inverter topology suitable for medium and high voltage applications. The proposed inverter can produce output levels with a lower number of power switches. The main feature of the proposed inverter is the inbuilt creation of negative voltages without any supplementary circuit. Another advantage include the lower number of conducting switches which reduces the switching losses. Comparison study is presented between the proposed inverter and other recently presented topologies. Simulation results for 7 -level and 11 - level inverter operation are presented to show the performance of the proposed inverter topology.","PeriodicalId":421791,"journal":{"name":"2019 Fifth International Conference on Electrical Energy Systems (ICEES)","volume":"46 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-02-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 Fifth International Conference on Electrical Energy Systems (ICEES)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICEES.2019.8719287","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

Abstract

This paper proposes a new symmetric extendable type multilevel inverter topology suitable for medium and high voltage applications. The proposed inverter can produce output levels with a lower number of power switches. The main feature of the proposed inverter is the inbuilt creation of negative voltages without any supplementary circuit. Another advantage include the lower number of conducting switches which reduces the switching losses. Comparison study is presented between the proposed inverter and other recently presented topologies. Simulation results for 7 -level and 11 - level inverter operation are presented to show the performance of the proposed inverter topology.
减少开关计数的新型对称可扩展多电平逆变器拓扑
提出了一种适用于中高压应用的对称可扩展型多电平逆变器拓扑结构。所提出的逆变器可以用更少的功率开关产生输出电平。所提出的逆变器的主要特点是内置负电压的产生,没有任何补充电路。另一个优点包括较少的导通开关数量,从而减少了开关损耗。并将所提出的逆变器与其他最近提出的拓扑结构进行了比较研究。给出了7电平和11电平逆变器运行的仿真结果,验证了所提逆变器拓扑的性能。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信