Multi-Architecture Fault-Tolerant Approach for In-Mission Constraint & Requirement Variability

Beatrice Shokry, T. Refaat, H. Amer
{"title":"Multi-Architecture Fault-Tolerant Approach for In-Mission Constraint & Requirement Variability","authors":"Beatrice Shokry, T. Refaat, H. Amer","doi":"10.1109/NILES53778.2021.9600514","DOIUrl":null,"url":null,"abstract":"This paper studies an FPGA-based system and shows how to switch (during runtime) between different architectures when the system is subjected to varying requirements (such as area, performance, reliability, fault security). A generic combinational module is at the center of this work. Several implementations of this combinational function must be available on chip or downloadable using Dynamic Partial Reconfiguration (DPR). A switching criterion is proposed to decide on the most suitable architecture at any point in time during system operation. Two designs are then proposed to enable the switching process. Parts of the design are implemented on Altera Cyclone IV FPGA.","PeriodicalId":249153,"journal":{"name":"2021 3rd Novel Intelligent and Leading Emerging Sciences Conference (NILES)","volume":"125 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2021-10-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 3rd Novel Intelligent and Leading Emerging Sciences Conference (NILES)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/NILES53778.2021.9600514","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

This paper studies an FPGA-based system and shows how to switch (during runtime) between different architectures when the system is subjected to varying requirements (such as area, performance, reliability, fault security). A generic combinational module is at the center of this work. Several implementations of this combinational function must be available on chip or downloadable using Dynamic Partial Reconfiguration (DPR). A switching criterion is proposed to decide on the most suitable architecture at any point in time during system operation. Two designs are then proposed to enable the switching process. Parts of the design are implemented on Altera Cyclone IV FPGA.
任务约束与需求可变性的多体系结构容错方法
本文研究了一个基于fpga的系统,并展示了当系统受到不同需求(如面积、性能、可靠性、故障安全性)时如何在不同架构之间切换(在运行时)。泛型组合模块是这项工作的核心。这个组合功能的几个实现必须在芯片上可用,或者可以使用动态部分重新配置(DPR)下载。提出了一个切换准则,在系统运行的任何时间点决定最合适的体系结构。然后提出了两种设计来实现开关过程。部分设计在Altera Cyclone IV FPGA上实现。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信