M. Sato, S. Ishibashi, T. Kajiyama, M. Sakuma, I. Mizushima, Y. Tsunashima, F. Shoji, H. Yano, A. Nitayama, T. Hamamoto
{"title":"Transistor on capacitor (TOC) cell with quarter pitch layout for 0.13 /spl mu/m DRAMs and beyond","authors":"M. Sato, S. Ishibashi, T. Kajiyama, M. Sakuma, I. Mizushima, Y. Tsunashima, F. Shoji, H. Yano, A. Nitayama, T. Hamamoto","doi":"10.1109/VLSIT.2000.852778","DOIUrl":null,"url":null,"abstract":"We present a new trench type cell, transistor on capacitor (TOC) cell with 1/4 pitch layout. Two kinds of new idea have been implemented. One is that the density of the trench capacitor is closest packed by introducing 1/4 pitch layout. The other is that the transfer transistor is fabricated over the trench capacitor by introducing the newly developed epitaxial growth and Chemical Mechanical Polish (CMP) technologies. As a result, trench opening can be enlarged without reducing the gate length of the transfer transistor.","PeriodicalId":268624,"journal":{"name":"2000 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.00CH37104)","volume":"51 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2000-06-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2000 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.00CH37104)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIT.2000.852778","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1
Abstract
We present a new trench type cell, transistor on capacitor (TOC) cell with 1/4 pitch layout. Two kinds of new idea have been implemented. One is that the density of the trench capacitor is closest packed by introducing 1/4 pitch layout. The other is that the transfer transistor is fabricated over the trench capacitor by introducing the newly developed epitaxial growth and Chemical Mechanical Polish (CMP) technologies. As a result, trench opening can be enlarged without reducing the gate length of the transfer transistor.