Chia-Shih Cheng, Chien-Cheng Wei, H. Chiu, Y. Chiang, J. Fu, Chia-Song Wu
{"title":"A Ka-Band Monolithic CPW-Mode T/R Modules Using 0.15 μm Gate-Length GaAs pHEMT Technology","authors":"Chia-Shih Cheng, Chien-Cheng Wei, H. Chiu, Y. Chiang, J. Fu, Chia-Song Wu","doi":"10.1109/GSMM.2008.4534565","DOIUrl":null,"url":null,"abstract":"This paper presents the designs and measurement results of the monolithic coplanar waveguide (CPW) Ka-band millimeter wave integrated circuits, including low noise amplifier, single-balance mixer, power amplifier, and oscillator. The millimeter wave ICs were fabricated with a 0.15 μm T-shape gate GaAs pseudomorphic HEMTs technology, carried out by commercially available foundry. The CPW process was applied in this work to avoid backside process and various impedances can also be adjusted by line width and gap. Therefore, these sub-circuits can be integrated using CPW technology easily and no via-hole process was involved to reduce the process cost.","PeriodicalId":304483,"journal":{"name":"2008 Global Symposium on Millimeter Waves","volume":"27 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2008-04-21","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2008 Global Symposium on Millimeter Waves","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/GSMM.2008.4534565","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2
Abstract
This paper presents the designs and measurement results of the monolithic coplanar waveguide (CPW) Ka-band millimeter wave integrated circuits, including low noise amplifier, single-balance mixer, power amplifier, and oscillator. The millimeter wave ICs were fabricated with a 0.15 μm T-shape gate GaAs pseudomorphic HEMTs technology, carried out by commercially available foundry. The CPW process was applied in this work to avoid backside process and various impedances can also be adjusted by line width and gap. Therefore, these sub-circuits can be integrated using CPW technology easily and no via-hole process was involved to reduce the process cost.