Design of a fault tolerant low-order interleaved memory based on the concept of bubble-stack an image storage perspective

Somak R. Das, Sowvik Dey
{"title":"Design of a fault tolerant low-order interleaved memory based on the concept of bubble-stack an image storage perspective","authors":"Somak R. Das, Sowvik Dey","doi":"10.1109/ISVDAT.2014.6881087","DOIUrl":null,"url":null,"abstract":"Memory access rates have been the shortfall of modern computing systems with increasing processor speed. High speed processors do not perform as expected due to relative low data access rates of the concerned memory. Development of a memory system with higher accessing speed is therefore the need of hour. The concept of low-order interleaved memory systems with high throughput neutralises the speed gap between processor and memory. Interleaved memory systems can also be designed in a high-order fashion to make it fault tolerant. But, a fault tolerant high-order interleaved memory lacks the speed advantage. Therefore, designing a high speed low-order interleaved memory with properties of fault tolerance remained as a challenging area of research since decades. This paper proposes a design of low-order interleaved memory system which displays a high degree of fault tolerance without compromise in speed and storage space.","PeriodicalId":217280,"journal":{"name":"18th International Symposium on VLSI Design and Test","volume":"13 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2014-07-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"18th International Symposium on VLSI Design and Test","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISVDAT.2014.6881087","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

Memory access rates have been the shortfall of modern computing systems with increasing processor speed. High speed processors do not perform as expected due to relative low data access rates of the concerned memory. Development of a memory system with higher accessing speed is therefore the need of hour. The concept of low-order interleaved memory systems with high throughput neutralises the speed gap between processor and memory. Interleaved memory systems can also be designed in a high-order fashion to make it fault tolerant. But, a fault tolerant high-order interleaved memory lacks the speed advantage. Therefore, designing a high speed low-order interleaved memory with properties of fault tolerance remained as a challenging area of research since decades. This paper proposes a design of low-order interleaved memory system which displays a high degree of fault tolerance without compromise in speed and storage space.
基于气泡堆栈的低阶交错容错存储器设计
随着处理器速度的提高,内存访问速率一直是现代计算系统的不足之处。由于有关存储器的数据访问速率相对较低,高速处理器不能按预期执行。因此,开发具有更高存取速度的存储系统需要时间。具有高吞吐量的低阶交错存储器系统的概念消除了处理器和存储器之间的速度差距。交错存储系统也可以设计成高阶方式,使其容错。但是,容错高阶交错存储器缺乏速度优势。因此,设计具有容错特性的高速低阶交错存储器是几十年来一个具有挑战性的研究领域。本文提出了一种低阶交错存储系统的设计方案,该方案在不牺牲速度和存储空间的前提下,具有较高的容错性。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信