Frequency Locked Phase Estimation

A. Krieger, J. Salmon
{"title":"Frequency Locked Phase Estimation","authors":"A. Krieger, J. Salmon","doi":"10.1109/CCECE.2007.146","DOIUrl":null,"url":null,"abstract":"A novel method of synchronization is proposed for the estimation of the phase of the fundamental component of harmonically distorted power line voltage. Common phase synchronization techniques involve a multiplication of the line voltage signal with an estimate of the fundamental line voltage component, to measure the discrepancy between the line phase and the estimated phase, and this results in undesired frequency components in the phase error signal. These new frequency components cause ripple in the output phase estimation, which can typically be reduced by low-pass filtering following the phase detection, at the expense of slowing down the overall dynamic response of the synchronization process. To address the harmonic distortion in the line voltage signal, the proposed method measures the phase error by directly subtracting the incoming signal from a one-cycle delayed copy of this same signal. This error signal is then used to adapt the sampling rate to maintain a fixed ratio of sampling to line signal frequencies. For a harmonically distorted signal, this produces a zero steady state phase error signal, and a ripple-free sampling frequency. This sampling clock signal serves to operate a fixed discrete frequency quadrature signal generator, used to perform a sliding correlation of the input signal with the quadrature signals, to extract an estimate of the line voltage fundamental component. The principal feedback loop in the proposed method aims only at frequency tracking, resulting in faster overall response. Simulation results are presented to validate this proposed method.","PeriodicalId":183910,"journal":{"name":"2007 Canadian Conference on Electrical and Computer Engineering","volume":"467 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2007-04-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2007 Canadian Conference on Electrical and Computer Engineering","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CCECE.2007.146","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

A novel method of synchronization is proposed for the estimation of the phase of the fundamental component of harmonically distorted power line voltage. Common phase synchronization techniques involve a multiplication of the line voltage signal with an estimate of the fundamental line voltage component, to measure the discrepancy between the line phase and the estimated phase, and this results in undesired frequency components in the phase error signal. These new frequency components cause ripple in the output phase estimation, which can typically be reduced by low-pass filtering following the phase detection, at the expense of slowing down the overall dynamic response of the synchronization process. To address the harmonic distortion in the line voltage signal, the proposed method measures the phase error by directly subtracting the incoming signal from a one-cycle delayed copy of this same signal. This error signal is then used to adapt the sampling rate to maintain a fixed ratio of sampling to line signal frequencies. For a harmonically distorted signal, this produces a zero steady state phase error signal, and a ripple-free sampling frequency. This sampling clock signal serves to operate a fixed discrete frequency quadrature signal generator, used to perform a sliding correlation of the input signal with the quadrature signals, to extract an estimate of the line voltage fundamental component. The principal feedback loop in the proposed method aims only at frequency tracking, resulting in faster overall response. Simulation results are presented to validate this proposed method.
锁频相位估计
提出了一种谐波失真电力线电压基元相位估计的同步方法。常见的相位同步技术包括将线路电压信号与估计的基本线路电压分量相乘,以测量线路相位与估计相位之间的差异,这将导致相位误差信号中不希望出现的频率分量。这些新的频率分量会在输出相位估计中引起纹波,通常可以通过相位检测后的低通滤波来减少纹波,但代价是减慢同步过程的整体动态响应。为了解决线电压信号中的谐波失真问题,该方法通过直接从同一信号的一个周期延迟副本中减去输入信号来测量相位误差。然后使用该误差信号来调整采样率,以保持采样与线路信号频率的固定比率。对于谐波失真信号,这将产生零稳态相位误差信号和无纹波采样频率。该采样时钟信号用于操作固定离散频率正交信号发生器,用于执行输入信号与正交信号的滑动相关,以提取线电压基本分量的估计。该方法的主反馈环只针对频率跟踪,从而提高了整体响应速度。仿真结果验证了该方法的有效性。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信