A Framework Integrating FPGAs in VNF Networks

M. Ewais, Juan Camilo Vega, A. Leon-Garcia, P. Chow
{"title":"A Framework Integrating FPGAs in VNF Networks","authors":"M. Ewais, Juan Camilo Vega, A. Leon-Garcia, P. Chow","doi":"10.1109/NoF52522.2021.9609941","DOIUrl":null,"url":null,"abstract":"Future telecommunications networks require more throughput and lower latency. The slowdown of Moore’s Law forces one to think beyond traditional CPU servers to satisfy these needs. FPGAs have been shown to provide exceptional throughput and latency, but they currently lack support for many of the orchestration and reconfiguration tools required by telecommunications networks, namely exposing a standard configuration API for SDN applications to control, and having the ability for tools such as Kubernetes to provision and reuse these compute resources.We propose an FPGA Framework for Interactive VNF Environments, or FFIVE for short. We utilize the framework for the creation of FPGA-based containers allowing them to be deployed by Kubernetes and virtually connected via VXLAN. This enables us to migrate the FPGA as needed in the virtual network, allowing for quick image substitution as usage changes. We also enable the use of RESTful APIs to control, reprogram, and manage an FPGA making it usable by SDN applications. Essentially, our framework makes the deployment and management of FPGA-based containers in telecom analogous to their CPU counterparts but with the improved bandwidth, efficiency, and latency provided by FPGAs. Comparing the network stack and chaining of our approach with conventional multi-threaded CPU server implementations, we offer 59-fold to 175-fold throughput increase and a 97.5% reduction of latency for networking and chaining. We are also able to reduce the latency of a real-world firewall VNF by 92.3%.","PeriodicalId":314720,"journal":{"name":"2021 12th International Conference on Network of the Future (NoF)","volume":"8 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2021-10-06","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 12th International Conference on Network of the Future (NoF)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/NoF52522.2021.9609941","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

Future telecommunications networks require more throughput and lower latency. The slowdown of Moore’s Law forces one to think beyond traditional CPU servers to satisfy these needs. FPGAs have been shown to provide exceptional throughput and latency, but they currently lack support for many of the orchestration and reconfiguration tools required by telecommunications networks, namely exposing a standard configuration API for SDN applications to control, and having the ability for tools such as Kubernetes to provision and reuse these compute resources.We propose an FPGA Framework for Interactive VNF Environments, or FFIVE for short. We utilize the framework for the creation of FPGA-based containers allowing them to be deployed by Kubernetes and virtually connected via VXLAN. This enables us to migrate the FPGA as needed in the virtual network, allowing for quick image substitution as usage changes. We also enable the use of RESTful APIs to control, reprogram, and manage an FPGA making it usable by SDN applications. Essentially, our framework makes the deployment and management of FPGA-based containers in telecom analogous to their CPU counterparts but with the improved bandwidth, efficiency, and latency provided by FPGAs. Comparing the network stack and chaining of our approach with conventional multi-threaded CPU server implementations, we offer 59-fold to 175-fold throughput increase and a 97.5% reduction of latency for networking and chaining. We are also able to reduce the latency of a real-world firewall VNF by 92.3%.
VNF网络中fpga集成框架
未来的电信网络需要更高的吞吐量和更低的延迟。摩尔定律的放缓迫使人们超越传统的CPU服务器来满足这些需求。fpga已经被证明可以提供卓越的吞吐量和延迟,但它们目前缺乏对电信网络所需的许多编排和重新配置工具的支持,即为SDN应用程序提供一个标准配置API来控制,并具有Kubernetes等工具提供和重用这些计算资源的能力。我们提出了一个交互式VNF环境的FPGA框架,或简称为five。我们利用该框架创建基于fpga的容器,允许它们由Kubernetes部署,并通过VXLAN虚拟连接。这使我们能够根据需要在虚拟网络中迁移FPGA,允许在使用变化时快速替换映像。我们还支持使用RESTful api来控制、重新编程和管理FPGA,使其可用于SDN应用程序。从本质上讲,我们的框架使得电信中基于fpga的容器的部署和管理类似于它们的CPU对应项,但具有fpga提供的改进的带宽,效率和延迟。将我们的方法的网络堆栈和链接与传统的多线程CPU服务器实现进行比较,我们提供了59到175倍的吞吐量增加和97.5%的网络和链接延迟减少。我们还能够将真实防火墙VNF的延迟减少92.3%。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信