A novel graded antireflective coating with built-in hardmask properties enabling 65nm and below CMOS device patterning

K. Babich, N. Fukiage, A. Mahorowala, S. Halle, T. Bunner, D. Pfeiffer, H. Mochiki, S. Ashigaki, A. Xia, M. Angelopoulos
{"title":"A novel graded antireflective coating with built-in hardmask properties enabling 65nm and below CMOS device patterning","authors":"K. Babich, N. Fukiage, A. Mahorowala, S. Halle, T. Bunner, D. Pfeiffer, H. Mochiki, S. Ashigaki, A. Xia, M. Angelopoulos","doi":"10.1109/IEDM.2003.1269369","DOIUrl":null,"url":null,"abstract":"Novel silicon carbide (Si:C:H) and silicon oxycarbide (Si:C:O:H) based materials, prepared by plasma-enhanced chemical vapor deposition (PECVD), have been developed with dual anti-reflective (ARC) and hardmask properties thus enabling the use of thin resists for high resolution device pattering. High quality 25 nm polysilicon gates and ultra-high aspect ratio (>65:1) 8 /spl mu/m deep trench (DT) features in Si have been fabricated with this ARC/hardmask technology.","PeriodicalId":344286,"journal":{"name":"IEEE International Electron Devices Meeting 2003","volume":"22 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2003-12-08","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE International Electron Devices Meeting 2003","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IEDM.2003.1269369","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

Novel silicon carbide (Si:C:H) and silicon oxycarbide (Si:C:O:H) based materials, prepared by plasma-enhanced chemical vapor deposition (PECVD), have been developed with dual anti-reflective (ARC) and hardmask properties thus enabling the use of thin resists for high resolution device pattering. High quality 25 nm polysilicon gates and ultra-high aspect ratio (>65:1) 8 /spl mu/m deep trench (DT) features in Si have been fabricated with this ARC/hardmask technology.
一种新型的渐变抗反射涂层,具有内置硬掩膜特性,可实现65nm及以下的CMOS器件图案
通过等离子体增强化学气相沉积(PECVD)制备的新型碳化硅(Si:C:H)和氧化碳化硅(Si:C:O:H)基材料具有双重抗反射(ARC)和硬掩膜特性,从而可以使用薄电阻进行高分辨率器件图像化。采用ARC/硬掩膜技术制备了高质量的25 nm多晶硅栅极和超高宽高比(>65:1)8 /spl mu/m深沟槽(DT)。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信