ESD-induced internal core device failure: new failure modes in system-on-chip (SOC) designs

Abstract

With MOSFET scaling, increased design complexity, and multiple system power domains, ESD failures occur in internal core areas which are not connected to external package pins. A review of the various internal core device failure mechanisms and design recommendations are presented.