Design and test of signal processing hardware for two-dimensional phased array digital multi-beam system

Teng Wang, Renhong Xie, Dengbo Sun, Jingwei Hu, Pengcheng Li, Yibin Rui
{"title":"Design and test of signal processing hardware for two-dimensional phased array digital multi-beam system","authors":"Teng Wang, Renhong Xie, Dengbo Sun, Jingwei Hu, Pengcheng Li, Yibin Rui","doi":"10.1117/12.2631423","DOIUrl":null,"url":null,"abstract":"With the increasing use of digital array radars, radar signal processing systems have higher performance requirements. This article introduces a signal processing hardware design for the two-dimensional phased array digital multi-beam system. Because of its digital multi-beam characteristics, it is very demanding on the radar signal processing system's computing power, processing speed, and data throughput. This paper proposes a design of signal processing hardware based on Xilinx FPGA Virtex-7 and two multi-core digital signal processors (DSP) to meet the requirements of two-dimensional phased array digital multi-beam system. Subsequent experiments and engineering practices show that this design scheme can fully meet the requirements of the system.","PeriodicalId":415097,"journal":{"name":"International Conference on Signal Processing Systems","volume":"32 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-05-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"International Conference on Signal Processing Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1117/12.2631423","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

With the increasing use of digital array radars, radar signal processing systems have higher performance requirements. This article introduces a signal processing hardware design for the two-dimensional phased array digital multi-beam system. Because of its digital multi-beam characteristics, it is very demanding on the radar signal processing system's computing power, processing speed, and data throughput. This paper proposes a design of signal processing hardware based on Xilinx FPGA Virtex-7 and two multi-core digital signal processors (DSP) to meet the requirements of two-dimensional phased array digital multi-beam system. Subsequent experiments and engineering practices show that this design scheme can fully meet the requirements of the system.
二维相控阵数字多波束系统信号处理硬件设计与测试
随着数字阵列雷达的日益普及,对雷达信号处理系统的性能提出了更高的要求。介绍了二维相控阵数字多波束系统的信号处理硬件设计。由于其数字多波束的特点,对雷达信号处理系统的计算能力、处理速度和数据吞吐量提出了很高的要求。为了满足二维相控阵数字多波束系统的要求,本文提出了一种基于Xilinx FPGA Virtex-7和两个多核数字信号处理器(DSP)的信号处理硬件设计。随后的实验和工程实践表明,该设计方案完全可以满足系统的要求。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信