Optimal Triangulation on the High Bandwidth Memory Model

K. Nakano, V. Poupet
{"title":"Optimal Triangulation on the High Bandwidth Memory Model","authors":"K. Nakano, V. Poupet","doi":"10.1109/IPDPSW55747.2022.00089","DOIUrl":null,"url":null,"abstract":"The High Bandwidth Memory (HBM) model is a theoretical computing model consisting of a logic circuit with a large external memory. Each address of the external memory can store $p$ elements which can be read or written at the same time. Access to $p$ elements stored at a given address in the external memory has a latency of $l$ clock cycles. However, access to any $k$ consecutive addresses can be done only in $(k+l-1)$ clock cycles in a pipeline fashion by burst mode. A hardware algorithm is implemented in a logic circuit of the HBM to solve a particular problem. In this paper, we present an optimal implementation of the $O(n^{3})$ -time dynamic programming algorithm for solving the optimal polygon triangulation (OPT) problem which is a problem to find a triangulation with minimum total weight of an input convex n-gon with weighted cords. We assume that the input weight matrix of a convex n-gon is stored in the external memory of the HBM model. Our hardware algorithm implemented in the logic circuit of size $O(s^{2})$ operates on it and computes the optimal polygon triangulation of the input polygon in $O(\\frac{n^{3}}{sp}+\\frac{n^{3}}{s^{2}}+\\frac{n^{3}}{s^{3}}l)$ time. We also provide a theoretical proof showing that any hardware algorithm in a logic circuit of size $O(s^{2})$ takes at least $\\Omega(\\frac{n^{3}}{sp}+\\frac{n^{3}}{s^{2}})$ time to solve the OPT problem. Thus, our implementation is optimal whenever $s^{2}\\geq lp$ or $s\\geq l$, and this optimality condition is always satisfied from a practical point of view.","PeriodicalId":286968,"journal":{"name":"2022 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW)","volume":"20 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-05-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IPDPSW55747.2022.00089","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

The High Bandwidth Memory (HBM) model is a theoretical computing model consisting of a logic circuit with a large external memory. Each address of the external memory can store $p$ elements which can be read or written at the same time. Access to $p$ elements stored at a given address in the external memory has a latency of $l$ clock cycles. However, access to any $k$ consecutive addresses can be done only in $(k+l-1)$ clock cycles in a pipeline fashion by burst mode. A hardware algorithm is implemented in a logic circuit of the HBM to solve a particular problem. In this paper, we present an optimal implementation of the $O(n^{3})$ -time dynamic programming algorithm for solving the optimal polygon triangulation (OPT) problem which is a problem to find a triangulation with minimum total weight of an input convex n-gon with weighted cords. We assume that the input weight matrix of a convex n-gon is stored in the external memory of the HBM model. Our hardware algorithm implemented in the logic circuit of size $O(s^{2})$ operates on it and computes the optimal polygon triangulation of the input polygon in $O(\frac{n^{3}}{sp}+\frac{n^{3}}{s^{2}}+\frac{n^{3}}{s^{3}}l)$ time. We also provide a theoretical proof showing that any hardware algorithm in a logic circuit of size $O(s^{2})$ takes at least $\Omega(\frac{n^{3}}{sp}+\frac{n^{3}}{s^{2}})$ time to solve the OPT problem. Thus, our implementation is optimal whenever $s^{2}\geq lp$ or $s\geq l$, and this optimality condition is always satisfied from a practical point of view.
高带宽内存模型的最优三角剖分
HBM (High Bandwidth Memory)模型是一种由逻辑电路和大容量外部存储器组成的理论计算模型。外部存储器的每个地址可以存储$p$元素,这些元素可以同时被读或写。访问存储在外部存储器中给定地址的$p$元素的延迟为$l$时钟周期。然而,访问任何$k$连续地址只能在$(k+l-1)$时钟周期内通过突发模式以管道方式完成。在HBM的逻辑电路中实现了一种硬件算法来解决特定的问题。本文提出了求解最优多边形三角剖分(OPT)问题的$O(n^{3})$时间动态规划算法的最优实现,该问题是一个带加权线的输入凸n-gon的总权重最小的三角剖分问题。我们假设一个凸n-gon的输入权矩阵存储在HBM模型的外部存储器中。我们在尺寸为$O(s^{2})$的逻辑电路中实现的硬件算法对其进行操作,并在$O(\frac{n^{3}}{sp}+\frac{n^{3}}{s^{2}}+\frac{n^{3}}{s^{3}}l)$时间内计算输入多边形的最佳多边形三角剖分。我们还提供了一个理论证明,表明任何硬件算法在大小为$O(s^{2})$的逻辑电路中至少需要$\Omega(\frac{n^{3}}{sp}+\frac{n^{3}}{s^{2}})$时间来解决OPT问题。因此,无论何时$s^{2}\geq lp$或$s\geq l$,我们的实现都是最优的,并且从实际的角度来看,这个最优性条件总是满足的。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信