The design of an emulator for a parallel machine language

SIGPLAN/SIGMICRO Interface Pub Date : 1974-08-01 DOI:10.1145/800232.807027

V. Lesser

{"title":"The design of an emulator for a parallel machine language","authors":"V. Lesser","doi":"10.1145/800232.807027","DOIUrl":null,"url":null,"abstract":"A paradigm is developed for structuring a complex emulator operating in a parallel hardware environment. This paradigm is based on the view that a complex emulator is best structured as of a set of microprocesses, each performing a small independent task, that interact in a closely-coupled manner. This is in contrast to the conventional method of structuring an emulator as a set of subroutines with a sequential flow of control among them. The design of an emulator for a parallel machine language (i.e. Adam's Graph Machine Language) using the new paradigm is discussed in detail, including the dynamic execution characteristics of the emulator in a parallel hardware environment. The analysis indicates that, given an appropriate microcomputer architecture, this structuring allows an emulator for a parallel machine language to be naturally and compactly coded and to fully map parallelism at the emulated machine language level into parallelism at the hardware level. In particular, it has been shown that an emulator can be structured so as to utilize well more than sixteen identical microprocessors. In addition, the emulator uses the idea of tailoring an emulator's control structure both to the emulated machine language and dynamically to the specific program being emulated.","PeriodicalId":245504,"journal":{"name":"SIGPLAN/SIGMICRO Interface","volume":"55 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1974-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"SIGPLAN/SIGMICRO Interface","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1145/800232.807027","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 5

Abstract

A paradigm is developed for structuring a complex emulator operating in a parallel hardware environment. This paradigm is based on the view that a complex emulator is best structured as of a set of microprocesses, each performing a small independent task, that interact in a closely-coupled manner. This is in contrast to the conventional method of structuring an emulator as a set of subroutines with a sequential flow of control among them. The design of an emulator for a parallel machine language (i.e. Adam's Graph Machine Language) using the new paradigm is discussed in detail, including the dynamic execution characteristics of the emulator in a parallel hardware environment. The analysis indicates that, given an appropriate microcomputer architecture, this structuring allows an emulator for a parallel machine language to be naturally and compactly coded and to fully map parallelism at the emulated machine language level into parallelism at the hardware level. In particular, it has been shown that an emulator can be structured so as to utilize well more than sixteen identical microprocessors. In addition, the emulator uses the idea of tailoring an emulator's control structure both to the emulated machine language and dynamically to the specific program being emulated.

查看原文本刊更多论文

一种并行机器语言仿真器的设计

提出了一种用于构建在并行硬件环境中运行的复杂仿真器的范例。这种范例基于这样一种观点，即一个复杂的模拟器最好是由一组微进程组成的，每个微进程执行一个小的独立任务，它们以紧密耦合的方式相互作用。这与将仿真器构造为一组子程序的传统方法形成对比，子程序之间具有顺序的控制流。详细讨论了采用新范式的并行机器语言(即Adam’s Graph machine language)仿真器的设计，包括仿真器在并行硬件环境中的动态执行特性。分析表明，在给定适当的微机结构的情况下，这种结构允许并行机器语言的仿真器自然而紧凑地编码，并将仿真机器语言级别的并行性完全映射到硬件级别的并行性。特别是，它已经表明，一个仿真器可以结构化，以便利用超过16个相同的微处理器。此外，该仿真器还采用了将仿真器的控制结构根据被仿真的机器语言和被仿真的特定程序动态调整的思想。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

求助全文

约1分钟内获得全文求助全文

来源期刊

SIGPLAN/SIGMICRO Interface

自引率

0.00%

发文量