Reconstituted Wafer Technology for Heterogeneous Integration

E. Quevy, R. Howe, T. King
{"title":"Reconstituted Wafer Technology for Heterogeneous Integration","authors":"E. Quevy, R. Howe, T. King","doi":"10.1109/MEMSYS.2006.1627796","DOIUrl":null,"url":null,"abstract":"This paper reports a novel method for heterogeneous integration by re-embedding diced chips into a carrier wafer. We rely on capillary forces to register embedded chips to their carrier with sub-micron accuracy, as well as on a novel sedimentation method to solidly seal the chips into the carrier. By creating a CMOS-clean reconstituted wafer ready for subsequent process steps, this approach enables the integration of technologies that were originally incompatible in terms of substrate material, substrate size, and/or thermal budget, while retaining the benefits of batch processing.","PeriodicalId":250831,"journal":{"name":"19th IEEE International Conference on Micro Electro Mechanical Systems","volume":"6 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2006-05-08","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"19th IEEE International Conference on Micro Electro Mechanical Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MEMSYS.2006.1627796","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 7

Abstract

This paper reports a novel method for heterogeneous integration by re-embedding diced chips into a carrier wafer. We rely on capillary forces to register embedded chips to their carrier with sub-micron accuracy, as well as on a novel sedimentation method to solidly seal the chips into the carrier. By creating a CMOS-clean reconstituted wafer ready for subsequent process steps, this approach enables the integration of technologies that were originally incompatible in terms of substrate material, substrate size, and/or thermal budget, while retaining the benefits of batch processing.
异构集成的重构晶圆技术
本文报道了一种异质集成的新方法,即在载体晶圆上重新嵌入切片芯片。我们依靠毛细管力以亚微米精度将嵌入式芯片注册到其载体上,并采用新颖的沉降方法将芯片牢固地密封到载体中。通过创建一个cmos清洁的重构晶圆,为后续工艺步骤做好准备,这种方法可以集成在衬底材料,衬底尺寸和/或热预算方面最初不兼容的技术,同时保留批量处理的优势。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信