Synchronous Rectifier Design Considerations for Solid-State Transformer Light-Load Stability

Abstract

Increasing usage of high output voltage, low output current resonant-based DC-DC converter systems can face a stability issue when cycle-by-cycle drain-source synchronous rectification (SR) controllers are paired with low RDS, on rectifier switches. A current resonance phenomenon can be observed at low power conditions within the LLC resonant converter. This instability can lead to inconsistent SR operation, excessive conduction loss, output ripple, and poor light-load efficiency. In this paper, the issue is root caused, simulated, and an FPGAbased duty cycle rate limiter is built and tested to verify a possible method of alleviating the issue.