A fast simulator for neural networks on DSPs or FPGAs

M. Adé, Rudy Lauwereins, J. Peperstraete
{"title":"A fast simulator for neural networks on DSPs or FPGAs","authors":"M. Adé, Rudy Lauwereins, J. Peperstraete","doi":"10.1109/NNSP.1992.253652","DOIUrl":null,"url":null,"abstract":"The authors present a description of their achievements and current research on the implementation of a fast digital simulator for artificial neural networks. This simulator is mapped either on a parallel digital signal processor (DSP) or on a set of field programmable gate arrays (FPGAs). Powerful tools have been developed that automatically compile a graphical neural network description into executable code for the DSPs, with the flexibility to adjust weights and thresholds at run-time. The next step is to realize similar tools for the FPGAs.<<ETX>>","PeriodicalId":438250,"journal":{"name":"Neural Networks for Signal Processing II Proceedings of the 1992 IEEE Workshop","volume":"1021 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1992-08-31","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Neural Networks for Signal Processing II Proceedings of the 1992 IEEE Workshop","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/NNSP.1992.253652","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

The authors present a description of their achievements and current research on the implementation of a fast digital simulator for artificial neural networks. This simulator is mapped either on a parallel digital signal processor (DSP) or on a set of field programmable gate arrays (FPGAs). Powerful tools have been developed that automatically compile a graphical neural network description into executable code for the DSPs, with the flexibility to adjust weights and thresholds at run-time. The next step is to realize similar tools for the FPGAs.<>
在dsp或fpga上的快速神经网络模拟器
作者介绍了他们在人工神经网络快速数字模拟器实现方面的成就和研究现状。该模拟器被映射到并行数字信号处理器(DSP)或一组现场可编程门阵列(fpga)上。已经开发出强大的工具,可以自动将图形神经网络描述编译成dsp的可执行代码,并具有在运行时调整权重和阈值的灵活性。下一步是为fpga实现类似的工具。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信