Mapping concurrent applications on network-on-chip platforms

T. A. Bartic, D. Desmet, J. Mignolet, J. Miller, F. Robert
{"title":"Mapping concurrent applications on network-on-chip platforms","authors":"T. A. Bartic, D. Desmet, J. Mignolet, J. Miller, F. Robert","doi":"10.1109/SIPS.2005.1579856","DOIUrl":null,"url":null,"abstract":"Networks-on-chip have been proposed as the interconnect solution for building large systems-on-chip. Such platforms will be made of hardware cores, running concurrently to achieve high compute power and keep power consumption low. These platforms have many things in common with distributed systems. In this article we analyze the issues related to mapping concurrent applications on a networks-on-chip based platform. We show that the quality of the decisions made at different stages of mapping has a high impact on the overall system performance. The critical stages of application mapping for networks-on-chip platforms include partitioning the application into processing cores, mapping the communication between the cores, and resolving platform-dependent problems such as race conditions and multipoint-to-point communications. We investigate these problems using an MPEG4 video decoder application and we evaluate the performance of the mapped system in a simulation environment, using a SystemC networks-on-chip simulator.","PeriodicalId":436123,"journal":{"name":"IEEE Workshop on Signal Processing Systems Design and Implementation, 2005.","volume":"151 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Workshop on Signal Processing Systems Design and Implementation, 2005.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SIPS.2005.1579856","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

Abstract

Networks-on-chip have been proposed as the interconnect solution for building large systems-on-chip. Such platforms will be made of hardware cores, running concurrently to achieve high compute power and keep power consumption low. These platforms have many things in common with distributed systems. In this article we analyze the issues related to mapping concurrent applications on a networks-on-chip based platform. We show that the quality of the decisions made at different stages of mapping has a high impact on the overall system performance. The critical stages of application mapping for networks-on-chip platforms include partitioning the application into processing cores, mapping the communication between the cores, and resolving platform-dependent problems such as race conditions and multipoint-to-point communications. We investigate these problems using an MPEG4 video decoder application and we evaluate the performance of the mapped system in a simulation environment, using a SystemC networks-on-chip simulator.
在片上网络平台上映射并发应用程序
片上网络已被提出作为构建大型片上系统的互连解决方案。这些平台将由硬件核心组成,并行运行以实现高计算能力和低功耗。这些平台与分布式系统有许多共同之处。在本文中,我们分析了与在基于片上网络的平台上映射并发应用程序相关的问题。我们表明,在映射的不同阶段做出的决策的质量对整个系统的性能有很大的影响。片上网络平台的应用程序映射的关键阶段包括将应用程序划分为处理内核,映射内核之间的通信,以及解决与平台相关的问题,如竞争条件和多点对点通信。我们使用MPEG4视频解码器应用程序来研究这些问题,并使用SystemC片上网络模拟器在仿真环境中评估映射系统的性能。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信