A 21.2-23-GHz Ultra-Low-Power Injection-Locked Frequency Tripler Using Current-Reuse Structure

Xiaoying Deng, Linsen Xie
{"title":"A 21.2-23-GHz Ultra-Low-Power Injection-Locked Frequency Tripler Using Current-Reuse Structure","authors":"Xiaoying Deng, Linsen Xie","doi":"10.1109/ICCS52645.2021.9697180","DOIUrl":null,"url":null,"abstract":"In this paper, an ultra-low-power injection-locked frequency tripler (ILFT) based on a current-reuse structure is proposed with SMIC 55-nm CMOS design kit. Different from the conventional structure with a cross-coupling pair of two NMOS transistors, a current-reuse structure is introduced, consisting of a single PMOS and NMOS transistors for the cross-coupling pair, resulting in ultra-low-power consumption. Meanwhile, we add a higher-order resonator based on the transformer to compensate for the fatal defect: narrow locking range (LR) due to low power consumption. In the simulation results, when injection at 0-dBm, the LR can reach 1.8 GHz (21.2–23 GHz, 8.1%) with only 3.09–3.80 mW core-power consumption. And output is locked at 22 GHz when injection at 7.33 GHz with 10.13 dBc/Hz @ 1MHz phase noise (PN) deterioration.","PeriodicalId":163200,"journal":{"name":"2021 IEEE 3rd International Conference on Circuits and Systems (ICCS)","volume":"237 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2021-10-29","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 IEEE 3rd International Conference on Circuits and Systems (ICCS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICCS52645.2021.9697180","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

In this paper, an ultra-low-power injection-locked frequency tripler (ILFT) based on a current-reuse structure is proposed with SMIC 55-nm CMOS design kit. Different from the conventional structure with a cross-coupling pair of two NMOS transistors, a current-reuse structure is introduced, consisting of a single PMOS and NMOS transistors for the cross-coupling pair, resulting in ultra-low-power consumption. Meanwhile, we add a higher-order resonator based on the transformer to compensate for the fatal defect: narrow locking range (LR) due to low power consumption. In the simulation results, when injection at 0-dBm, the LR can reach 1.8 GHz (21.2–23 GHz, 8.1%) with only 3.09–3.80 mW core-power consumption. And output is locked at 22 GHz when injection at 7.33 GHz with 10.13 dBc/Hz @ 1MHz phase noise (PN) deterioration.
基于电流复用结构的21.2- 23ghz超低功率注入锁定三倍频器
本文利用中芯国际55nm CMOS设计套件,提出了一种基于电流复用结构的超低功耗注入锁定三倍频器(ILFT)。与传统的两个NMOS晶体管交叉耦合对的结构不同,引入了一种电流复用结构,由单个PMOS和NMOS晶体管组成交叉耦合对,从而实现了超低功耗。同时,我们在变压器的基础上增加了一个高阶谐振器,以弥补由于低功耗导致的锁定范围窄的致命缺陷。仿真结果表明,当注入为0-dBm时,LR可达到1.8 GHz (21.2-23 GHz, 8.1%),核心功耗仅为3.09-3.80 mW。当注入频率为7.33 GHz,相位噪声(PN)衰减为10.13 dBc/Hz时,输出锁定在22 GHz。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信