A 60GHz stacked injection locking power amplifier

Ahmed S. Zamzam, M. El-Nozahi, H. Ragai
{"title":"A 60GHz stacked injection locking power amplifier","authors":"Ahmed S. Zamzam, M. El-Nozahi, H. Ragai","doi":"10.1109/WAMICON.2018.8363910","DOIUrl":null,"url":null,"abstract":"In this paper, technology fundamental limits on the performance of stacked and classical Class E power amplifiers are studied. A current combined stacked injection locking technique is proposed in order to enhance both the output power and power-added efficiency (PAE). Based on this technique, a 60 GHz fully differential stacked power amplifier is designed in 65nm CMOS bulk process. The simulation results show an output power of 19.5dBm and PAE of 15.5%.","PeriodicalId":193359,"journal":{"name":"2018 IEEE 19th Wireless and Microwave Technology Conference (WAMICON)","volume":"99 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-04-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 IEEE 19th Wireless and Microwave Technology Conference (WAMICON)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/WAMICON.2018.8363910","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

In this paper, technology fundamental limits on the performance of stacked and classical Class E power amplifiers are studied. A current combined stacked injection locking technique is proposed in order to enhance both the output power and power-added efficiency (PAE). Based on this technique, a 60 GHz fully differential stacked power amplifier is designed in 65nm CMOS bulk process. The simulation results show an output power of 19.5dBm and PAE of 15.5%.
60GHz堆叠注入锁定功率放大器
本文研究了堆叠型和经典E类功率放大器性能的技术基础限制。为了提高输出功率和功率附加效率(PAE),提出了一种电流组合堆叠注入锁定技术。基于该技术,设计了一种60ghz全差分堆叠功率放大器,采用65nm CMOS本体工艺。仿真结果表明,输出功率为19.5dBm, PAE为15.5%。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信