A 42.24 Gb/s Channel Bonding Up-Converter with integrated multi-LO generation in 45nm CMOS

A. Siligaris, P. Courouve, G. Waltener, A. Hamani, C. Dehos, J. González-Jiménez
{"title":"A 42.24 Gb/s Channel Bonding Up-Converter with integrated multi-LO generation in 45nm CMOS","authors":"A. Siligaris, P. Courouve, G. Waltener, A. Hamani, C. Dehos, J. González-Jiménez","doi":"10.1109/SiRF56960.2023.10046233","DOIUrl":null,"url":null,"abstract":"This paper presents an energy-efficient wideband Vband channel-bonding up-converter. The circuit, fabricated in 45nm CMOS RFSOI technology is composed of four lanes and an output hybrid combiner based on differential coupled lines. The circuit has four I and Q inputs and each one gets up-converted to a different channel at V-band at the output. The four required LO frequencies (58.32, 60.48, 62.64 and 64.48 GHz) are generated onchip using high integer number frequency multiplication from a common reference input at2.16 GHz that sets the channel spacing. Four-channel 64-QAM modulation is demonstrated with a total data rate of 42.24 Gb/s and 9.9 pJ/b of energy efficiency.","PeriodicalId":354948,"journal":{"name":"2023 IEEE 23rd Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems","volume":"49 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2023-01-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2023 IEEE 23rd Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SiRF56960.2023.10046233","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

This paper presents an energy-efficient wideband Vband channel-bonding up-converter. The circuit, fabricated in 45nm CMOS RFSOI technology is composed of four lanes and an output hybrid combiner based on differential coupled lines. The circuit has four I and Q inputs and each one gets up-converted to a different channel at V-band at the output. The four required LO frequencies (58.32, 60.48, 62.64 and 64.48 GHz) are generated onchip using high integer number frequency multiplication from a common reference input at2.16 GHz that sets the channel spacing. Four-channel 64-QAM modulation is demonstrated with a total data rate of 42.24 Gb/s and 9.9 pJ/b of energy efficiency.
基于45nm CMOS的42.24 Gb/s通道键合上转换器
提出了一种高效节能的宽带v波段信道键合上变频器。该电路采用45nm CMOS RFSOI技术制造,由四个通道和一个基于差分耦合线的输出混合组合器组成。电路有四个I和Q输入,每个输入在输出端的v波段上转换到不同的通道。四个所需的LO频率(58.32、60.48、62.64和64.48 GHz)是在芯片上使用高整数频率乘法从一个设置通道间隔的2.16 GHz公共参考输入生成的。四通道64-QAM调制的总数据速率为42.24 Gb/s,能效为9.9 pJ/b。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信