A New Analytical Design Method of Controllers in Modified Parallel Cascade Structure for Stable, Integrating and Unstable Industrial Primary Processes including Time Delay under Robustness Constraints

Marko Č. Bošković, T. Šekara, M. Rapaić
{"title":"A New Analytical Design Method of Controllers in Modified Parallel Cascade Structure for Stable, Integrating and Unstable Industrial Primary Processes including Time Delay under Robustness Constraints","authors":"Marko Č. Bošković, T. Šekara, M. Rapaić","doi":"10.1109/INFOTEH57020.2023.10094068","DOIUrl":null,"url":null,"abstract":"This paper presents an analytical method for designing controllers within a modified parallel cascade control structure for stable, integrating, and unstable primary processes considering robustness and the sensitivity to measurement noise. The secondary process is assumed to be described by the stable, non-integrating first-order plus dead-time (FOPDT) model. In the proposed design procedure, using the complementary sensitivity approach, the secondary controller H2(s) is first designed, which is then decomposed into two controllers C2(s) and F2(s). Then, the primary controller H1(s) is determined and further decomposed into two controllers C1(s) and F1(s). Finally, the high-order/non-rational transfer function of the controller C1(s) is suitably approximated to obtain a low-order controller. Alternatively, for stable primary processes with dominant time delay, the realization of the full controller C1(s) without any approximation is proposed. The trade-off between performance and robustness of the closed-loop system is achieved by two user-specified parameters λ and β for the secondary and primary control loops, respectively. The effectiveness of the proposed design method is analyzed by simulations on typical representatives of industrial processes.","PeriodicalId":287923,"journal":{"name":"2023 22nd International Symposium INFOTEH-JAHORINA (INFOTEH)","volume":"38 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2023-03-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2023 22nd International Symposium INFOTEH-JAHORINA (INFOTEH)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/INFOTEH57020.2023.10094068","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

This paper presents an analytical method for designing controllers within a modified parallel cascade control structure for stable, integrating, and unstable primary processes considering robustness and the sensitivity to measurement noise. The secondary process is assumed to be described by the stable, non-integrating first-order plus dead-time (FOPDT) model. In the proposed design procedure, using the complementary sensitivity approach, the secondary controller H2(s) is first designed, which is then decomposed into two controllers C2(s) and F2(s). Then, the primary controller H1(s) is determined and further decomposed into two controllers C1(s) and F1(s). Finally, the high-order/non-rational transfer function of the controller C1(s) is suitably approximated to obtain a low-order controller. Alternatively, for stable primary processes with dominant time delay, the realization of the full controller C1(s) without any approximation is proposed. The trade-off between performance and robustness of the closed-loop system is achieved by two user-specified parameters λ and β for the secondary and primary control loops, respectively. The effectiveness of the proposed design method is analyzed by simulations on typical representatives of industrial processes.
鲁棒约束下含时滞的稳定、积分和不稳定工业初级过程的改进并联串级结构控制器解析设计新方法
本文提出了一种考虑鲁棒性和测量噪声敏感性的改进并联串级控制结构中稳定、积分和不稳定初级过程控制器设计的分析方法。二级过程被假设为稳定的、非积分的一阶加死区(FOPDT)模型。在设计过程中,首先采用互补灵敏度法设计二级控制器H2(s),然后将其分解为两个控制器C2和F2(s)。然后确定主控制器H1(s),并进一步分解为两个控制器C1(s)和F1(s)。最后,适当逼近控制器C1(s)的高阶/非理性传递函数,得到低阶控制器。或者,对于具有主导时滞的稳定初级过程,提出了不需要任何近似的全控制器C1(s)的实现。在闭环系统的性能和鲁棒性之间的权衡是由两个用户指定的参数λ和β分别用于二级和主控制回路。通过对典型工业过程的仿真,分析了所提设计方法的有效性。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信