A 19.1-dBm fully-integrated 24 GHz power amplifier using 0.18-μm CMOS technology

Jing-Lin Kuo, Zuo‐Min Tsai, Huei Wang
{"title":"A 19.1-dBm fully-integrated 24 GHz power amplifier using 0.18-μm CMOS technology","authors":"Jing-Lin Kuo, Zuo‐Min Tsai, Huei Wang","doi":"10.1109/emicc.2008.4772353","DOIUrl":null,"url":null,"abstract":"A 24 GHz, 19.1 dBm fully-integrated power amplifiers (PA) was designed and fabricated in the 0.18-mum deep n-well (DNW) CMOS technology. This power amplifier is a 2-stage design using cascode RF NMOS configuration and has a maximum measured output power of 19.1 dBm, an OP1dB of 13.3 dBm, a power added efficiency (PAE) of 15.6%, and a linear gain of 18.8 dB when VDD and DNW are both biased at 3.6 V. The chip size is only 0.56 times 0.58 mm2. To the authorpsilas knowledge, this PA demonstrates the highest output power of +19.1 dBm among the reported PAs above 15 GHz in CMOS processes.","PeriodicalId":371257,"journal":{"name":"2008 European Conference on Wireless Technology","volume":"56 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2008 European Conference on Wireless Technology","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/emicc.2008.4772353","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

Abstract

A 24 GHz, 19.1 dBm fully-integrated power amplifiers (PA) was designed and fabricated in the 0.18-mum deep n-well (DNW) CMOS technology. This power amplifier is a 2-stage design using cascode RF NMOS configuration and has a maximum measured output power of 19.1 dBm, an OP1dB of 13.3 dBm, a power added efficiency (PAE) of 15.6%, and a linear gain of 18.8 dB when VDD and DNW are both biased at 3.6 V. The chip size is only 0.56 times 0.58 mm2. To the authorpsilas knowledge, this PA demonstrates the highest output power of +19.1 dBm among the reported PAs above 15 GHz in CMOS processes.
采用0.18 μm CMOS技术的19.1 dbm全集成24ghz功率放大器
采用0.18 μ m深n阱(DNW) CMOS技术,设计并制造了一款24 GHz、19.1 dBm的全集成功率放大器(PA)。该功率放大器采用级联RF NMOS配置,最大测量输出功率为19.1 dBm, OP1dB为13.3 dBm,功率附加效率(PAE)为15.6%,当VDD和DNW均偏置在3.6 V时,线性增益为18.8 dB。芯片尺寸仅为0.56 × 0.58 mm2。据作者所知,在CMOS工艺中报道的15 GHz以上的PA中,该PA的最高输出功率为+19.1 dBm。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信