A 45 nm 6 Bit Low Power Current Steering Digital to Analog Converter Using GDI Logic

Bharat H. Nagpara
{"title":"A 45 nm 6 Bit Low Power Current Steering Digital to Analog Converter Using GDI Logic","authors":"Bharat H. Nagpara","doi":"10.11591/IJEECS.V16.I1.PP46-51","DOIUrl":null,"url":null,"abstract":"In this paper, The Design and Implementation low power Current Steering Digital to Analog Converter in 45 nm technology using GDI Logic using TANNER TOOL, V15 is presented. This architecture gives the most optimized results in terms of speed, resolution and power. The designed 6-bit DAC operates with two supply voltages, 1 V and 3.3 V. The simulation result shows the transient analysis waveforms of current Steering DAC. The average power dissipation is 364.06 μW. The tool used for simulation is Tanner S-Edit and T-Spice. Comparisons show that using GDI logic, it consists low power as compare to the CMOS logic.","PeriodicalId":247642,"journal":{"name":"TELKOMNIKA Indonesian Journal of Electrical Engineering","volume":"38 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2015-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"TELKOMNIKA Indonesian Journal of Electrical Engineering","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.11591/IJEECS.V16.I1.PP46-51","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

In this paper, The Design and Implementation low power Current Steering Digital to Analog Converter in 45 nm technology using GDI Logic using TANNER TOOL, V15 is presented. This architecture gives the most optimized results in terms of speed, resolution and power. The designed 6-bit DAC operates with two supply voltages, 1 V and 3.3 V. The simulation result shows the transient analysis waveforms of current Steering DAC. The average power dissipation is 364.06 μW. The tool used for simulation is Tanner S-Edit and T-Spice. Comparisons show that using GDI logic, it consists low power as compare to the CMOS logic.
基于GDI逻辑的45纳米6位低功率电流转向数模转换器
本文介绍了基于GDI逻辑的45纳米低功耗电流转向数模转换器的设计与实现。该架构在速度,分辨率和功率方面提供了最优化的结果。设计的6位DAC工作在两个电源电压下,1 V和3.3 V。仿真结果显示了电流转向DAC的暂态分析波形。平均功耗为364.06 μW。模拟使用的工具是Tanner S-Edit和T-Spice。比较表明,采用GDI逻辑,其功耗较CMOS逻辑低。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信