Event-Driven Configuration of a Neural Network CMP System over a Homogeneous Interconnect Fabric

Muhammad Mukaram Khan, J. Navaridas, Alexander D. Rast, Xin Jin, L. Plana, M. Luján, J. V. Woods, J. Miguel-Alonso, S. Furber
{"title":"Event-Driven Configuration of a Neural Network CMP System over a Homogeneous Interconnect Fabric","authors":"Muhammad Mukaram Khan, J. Navaridas, Alexander D. Rast, Xin Jin, L. Plana, M. Luján, J. V. Woods, J. Miguel-Alonso, S. Furber","doi":"10.1109/ISPDC.2009.25","DOIUrl":null,"url":null,"abstract":"Configuring a million-core parallel system at boot time is a difficult process when the system has neither specialised hardware support for the configuration process nor a preconfigured default state that puts it in operating condition. SpiNNaker is a parallel Chip Multiprocessor (CMP) system for neural network (NN) simulation. Where most large CMP systems feature a sideband network to complete the boot process, SpiNNaker has a single homogeneous network interconnect for both application inter-processor communications and system control functions such as boot load and run-time user-system interaction. This network improves fault tolerance and makes it easier to support dynamic run-time reconfiguration, however, it requires a boot process that is transaction-level compatible with the application’s communications model. Since SpiNNaker uses event-driven asynchronous communications throughout, theloader operates with purely local control: there is no global synchronisation, state information, or transition sequence. A novel two-stage “unfolding” boot-up process efficiently configures the SpiNNaker hardware and loads the application using a high-speed flood-fill technique with support for run-time re-configuration. SystemC simulation of a multi-CMP SpiNNaker system indicates an error-free CMP configuration time of 1.3ms, while a high-level simulation of a full-scale system (64K CMPs) indicates a mean application-loading time of ∼20ms (for a 100KB application), which is virtually independent of the sizeof the system. We verified the CMP configuration process with hardware-level Verilog simulation.","PeriodicalId":226126,"journal":{"name":"2009 Eighth International Symposium on Parallel and Distributed Computing","volume":"52 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2009-06-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"14","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2009 Eighth International Symposium on Parallel and Distributed Computing","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISPDC.2009.25","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 14

Abstract

Configuring a million-core parallel system at boot time is a difficult process when the system has neither specialised hardware support for the configuration process nor a preconfigured default state that puts it in operating condition. SpiNNaker is a parallel Chip Multiprocessor (CMP) system for neural network (NN) simulation. Where most large CMP systems feature a sideband network to complete the boot process, SpiNNaker has a single homogeneous network interconnect for both application inter-processor communications and system control functions such as boot load and run-time user-system interaction. This network improves fault tolerance and makes it easier to support dynamic run-time reconfiguration, however, it requires a boot process that is transaction-level compatible with the application’s communications model. Since SpiNNaker uses event-driven asynchronous communications throughout, theloader operates with purely local control: there is no global synchronisation, state information, or transition sequence. A novel two-stage “unfolding” boot-up process efficiently configures the SpiNNaker hardware and loads the application using a high-speed flood-fill technique with support for run-time re-configuration. SystemC simulation of a multi-CMP SpiNNaker system indicates an error-free CMP configuration time of 1.3ms, while a high-level simulation of a full-scale system (64K CMPs) indicates a mean application-loading time of ∼20ms (for a 100KB application), which is virtually independent of the sizeof the system. We verified the CMP configuration process with hardware-level Verilog simulation.
同构互连结构上神经网络CMP系统的事件驱动配置
在引导时配置百万核并行系统是一个困难的过程,因为系统既没有专门的硬件支持配置过程,也没有预先配置的默认状态使其处于运行状态。SpiNNaker是一种用于神经网络仿真的并行芯片多处理器(CMP)系统。大多数大型CMP系统都有一个边带网络来完成引导过程,而SpiNNaker则有一个单一的同质网络互连,用于应用程序处理器间通信和系统控制功能,如引导加载和运行时用户系统交互。该网络提高了容错性,使支持动态运行时重新配置变得更容易,但是,它需要一个与应用程序通信模型兼容的事务级引导进程。由于SpiNNaker始终使用事件驱动的异步通信,因此加载器完全使用本地控制:没有全局同步,状态信息或转换序列。一种新型的两阶段“展开”启动过程有效地配置了SpiNNaker硬件,并使用高速填充技术加载应用程序,支持运行时重新配置。多CMP SpiNNaker系统的SystemC仿真表明,无错误CMP配置时间为1.3ms,而全尺寸系统(64K CMP)的高级仿真表明,平均应用程序加载时间为~ 20ms(对于100KB应用程序),这实际上与系统的大小无关。我们通过硬件级Verilog仿真验证了CMP配置过程。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信