High performance 4:1 multiplexer with ambipolar double-gate FETs

K. Jabeur, I. O’Connor, N. Yakymets, S. L. Beux
{"title":"High performance 4:1 multiplexer with ambipolar double-gate FETs","authors":"K. Jabeur, I. O’Connor, N. Yakymets, S. L. Beux","doi":"10.1109/ICECS.2011.6122365","DOIUrl":null,"url":null,"abstract":"In this paper, we exploit the ambipolarity property of double gate devices such as DG-CNTFETs to design a new 4:1 multiplexer, with a significant reduction in circuit complexity with respect to conventional CMOS-based multiplexers for equivalent functionality. Based on Pass-Transistor Logic, it demonstrates performance improvement of up to 3× concerning Power-Delay-Product reduction, as compared to conventional multiplexers, and an area reduction of at least 2× compared to any 4:1 multiplexer, and up to 3× when compared to a static-logic design.","PeriodicalId":251525,"journal":{"name":"2011 18th IEEE International Conference on Electronics, Circuits, and Systems","volume":"32 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2011-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"8","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2011 18th IEEE International Conference on Electronics, Circuits, and Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICECS.2011.6122365","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 8

Abstract

In this paper, we exploit the ambipolarity property of double gate devices such as DG-CNTFETs to design a new 4:1 multiplexer, with a significant reduction in circuit complexity with respect to conventional CMOS-based multiplexers for equivalent functionality. Based on Pass-Transistor Logic, it demonstrates performance improvement of up to 3× concerning Power-Delay-Product reduction, as compared to conventional multiplexers, and an area reduction of at least 2× compared to any 4:1 multiplexer, and up to 3× when compared to a static-logic design.
高性能4:1多路复用器,双极双栅fet
在本文中,我们利用双栅极器件(如dg - cntfet)的双极性特性来设计一种新的4:1多路复用器,与传统的基于cmos的多路复用器相比,在等效功能上显着降低了电路复杂性。基于通管逻辑,与传统多路复用器相比,它在功率延迟积减少方面的性能提高了3倍,与任何4:1多路复用器相比,面积减少了至少2倍,与静态逻辑设计相比,面积减少了3倍。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信