Fast turbo codes using sub-block based interleaver

V. Tallapragada, J. Sunkara, K. N. Prasad, D. Nagaraju
{"title":"Fast turbo codes using sub-block based interleaver","authors":"V. Tallapragada, J. Sunkara, K. N. Prasad, D. Nagaraju","doi":"10.1109/CCUBE.2017.8394145","DOIUrl":null,"url":null,"abstract":"Information theory provides fundamental benchmarks based on which different communication systems can be compared. Given the channel model and transmission constraints, the information theory enables to compute rate at which reliable communication is possible. Once this rate or in other words the channel capacity is calculated, it is the task of system engineer to devise coding schemes that approach this capacity. Though the Shannon theory appears to be computationally feasible, still it was not practically implementable. The invention of turbo codes was established as an approach of reaching close to Shannon limit. The performance of turbo code depends largely on the design of interleaver. The bit error rate and delay incurred in encoding and decoding are highly influenced by the interleaver. In this paper, sub-blocking based interleaver architecture is proposed which can be extended to any existing interleaver structure. The advantage of sub-blocking the input frames is that the complexity of the interleaver reduces and consequently the execution time will be reduced drastically. In addition, a simultaneous processing of interleaving and de-interleaving can be achieved. In this paper, the said architecture is verified for block and 3GPP interleavers with different combinations. It is shown that a reasonable BER is achieved in very less time compared to all existing interleavers.","PeriodicalId":443423,"journal":{"name":"2017 International Conference on Circuits, Controls, and Communications (CCUBE)","volume":"69 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 International Conference on Circuits, Controls, and Communications (CCUBE)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CCUBE.2017.8394145","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

Abstract

Information theory provides fundamental benchmarks based on which different communication systems can be compared. Given the channel model and transmission constraints, the information theory enables to compute rate at which reliable communication is possible. Once this rate or in other words the channel capacity is calculated, it is the task of system engineer to devise coding schemes that approach this capacity. Though the Shannon theory appears to be computationally feasible, still it was not practically implementable. The invention of turbo codes was established as an approach of reaching close to Shannon limit. The performance of turbo code depends largely on the design of interleaver. The bit error rate and delay incurred in encoding and decoding are highly influenced by the interleaver. In this paper, sub-blocking based interleaver architecture is proposed which can be extended to any existing interleaver structure. The advantage of sub-blocking the input frames is that the complexity of the interleaver reduces and consequently the execution time will be reduced drastically. In addition, a simultaneous processing of interleaving and de-interleaving can be achieved. In this paper, the said architecture is verified for block and 3GPP interleavers with different combinations. It is shown that a reasonable BER is achieved in very less time compared to all existing interleavers.
基于子块交织器的快速turbo码
信息论提供了可以比较不同通信系统的基本基准。给定信道模型和传输约束,信息论能够计算出可靠通信的可能速率。一旦这个速率或者换句话说信道容量被计算出来,系统工程师的任务就是设计接近这个容量的编码方案。虽然香农理论在计算上似乎是可行的,但在实践中却无法实现。turbo码的发明是一种接近香农极限的方法。turbo码的性能在很大程度上取决于交织器的设计。交织器对编码和解码过程中的误码率和延时影响很大。本文提出了一种基于子块的交织器结构,该结构可以扩展到任何现有的交织器结构。子阻塞输入帧的优点是降低了交织器的复杂性,从而大大减少了执行时间。此外,还可以实现交错和去交错的同时处理。本文对不同组合的块交织器和3GPP交织器进行了验证。结果表明,与现有的交织器相比,该方法可以在很短的时间内获得合理的误码率。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信