FPGA Architecture To Enhance Hardware Acceleration for Machine Learning Applications

Anirudh Itagi, S. Krishvadana, K. Bharath, M. Rajesh Kumar
{"title":"FPGA Architecture To Enhance Hardware Acceleration for Machine Learning Applications","authors":"Anirudh Itagi, S. Krishvadana, K. Bharath, M. Rajesh Kumar","doi":"10.1109/ICCMC51019.2021.9418015","DOIUrl":null,"url":null,"abstract":"Many algorithms have been developed in the field of Machine learning and its sub-fields such as neural networks, Deep learning and so on, for applications such as pattern classification, image and video processing, statistical data mining and so forth. These algorithms perform such tasks with remarkable accuracy. However, when implemented in traditional processor core software, many of these algorithms get choked when the size of the network or computational demand of the algorithm scales up. FPGAs and ASICs offer higher computation capability, throughput and bandwidth. Features such as massive parallel processing, high performance and reliability, are strong arguments for FPGAs for Deep Neural Network applications. FPGAs offer reconfigurable, flexible architectures where even the most popular GPUs fall short. This paper proposes a robust, re-configurable architecture for deploying Machine learning algorithms and presents its advantages by implementing a Neural Network in an FPGA and comparing its results with an implementation in a Raspberry Pi.","PeriodicalId":131747,"journal":{"name":"2021 5th International Conference on Computing Methodologies and Communication (ICCMC)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2021-04-08","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 5th International Conference on Computing Methodologies and Communication (ICCMC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICCMC51019.2021.9418015","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

Many algorithms have been developed in the field of Machine learning and its sub-fields such as neural networks, Deep learning and so on, for applications such as pattern classification, image and video processing, statistical data mining and so forth. These algorithms perform such tasks with remarkable accuracy. However, when implemented in traditional processor core software, many of these algorithms get choked when the size of the network or computational demand of the algorithm scales up. FPGAs and ASICs offer higher computation capability, throughput and bandwidth. Features such as massive parallel processing, high performance and reliability, are strong arguments for FPGAs for Deep Neural Network applications. FPGAs offer reconfigurable, flexible architectures where even the most popular GPUs fall short. This paper proposes a robust, re-configurable architecture for deploying Machine learning algorithms and presents its advantages by implementing a Neural Network in an FPGA and comparing its results with an implementation in a Raspberry Pi.
FPGA架构增强机器学习应用的硬件加速
在机器学习及其子领域,如神经网络、深度学习等,已经开发了许多算法,用于模式分类、图像和视频处理、统计数据挖掘等应用。这些算法以惊人的准确性执行这些任务。然而,当在传统的处理器核心软件中实现时,当网络规模或算法的计算需求扩大时,许多这些算法会受阻。fpga和asic提供更高的计算能力、吞吐量和带宽。大规模并行处理、高性能和可靠性等特性是fpga用于深度神经网络应用的有力论据。fpga提供可重构的、灵活的架构,即使是最流行的gpu也做不到。本文提出了一种用于部署机器学习算法的鲁棒,可重新配置的架构,并通过在FPGA中实现神经网络并将其结果与树莓派中的实现进行比较来展示其优势。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信