Development and implementation of a Network Processor Architecture in reconfigurable logic (FPGA)

Constantinos Stefanatos, I. Papaefstathiou, C. Manifavas
{"title":"Development and implementation of a Network Processor Architecture in reconfigurable logic (FPGA)","authors":"Constantinos Stefanatos, I. Papaefstathiou, C. Manifavas","doi":"10.1109/WISES.2010.5548436","DOIUrl":null,"url":null,"abstract":"Network Processors are used at the core of the Internet, providing routers, switches and other essential network devices with the necessary processing power to deliver proper data forwarding and other network related functions (VoIP, security, etc.) at the required level of performance. In this paper, we present a Network Processor architecture, designed to support all the fundamental instructions needed to deliver proper frame processing. It is designed and implemented on a specific FPGA board, employing Xilinx's Virtex-5, in order to allow for rapid deployment and usage. Apart from the architecture's description, performance measurements are provided that demonstrate the architecture's capabilities.","PeriodicalId":166416,"journal":{"name":"2010 8th Workshop on Intelligent Solutions in Embedded Systems","volume":"14 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2010-07-08","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2010 8th Workshop on Intelligent Solutions in Embedded Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/WISES.2010.5548436","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

Network Processors are used at the core of the Internet, providing routers, switches and other essential network devices with the necessary processing power to deliver proper data forwarding and other network related functions (VoIP, security, etc.) at the required level of performance. In this paper, we present a Network Processor architecture, designed to support all the fundamental instructions needed to deliver proper frame processing. It is designed and implemented on a specific FPGA board, employing Xilinx's Virtex-5, in order to allow for rapid deployment and usage. Apart from the architecture's description, performance measurements are provided that demonstrate the architecture's capabilities.
基于可重构逻辑(FPGA)的网络处理器架构的开发与实现
网络处理器被用于互联网的核心,为路由器、交换机和其他必要的网络设备提供必要的处理能力,以在所需的性能水平上提供适当的数据转发和其他网络相关功能(VoIP、安全等)。在本文中,我们提出了一个网络处理器架构,旨在支持提供适当帧处理所需的所有基本指令。它是在特定的FPGA板上设计和实现的,采用Xilinx的Virtex-5,以便快速部署和使用。除了体系结构的描述之外,还提供了性能度量,以演示体系结构的功能。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信