Evolutionary vs. Revolutionary Interconnect Technologies for Future Low-Power Multi-Core Systems

Gabriele Miorandi, Mahdi Tala, Marco Balboni, L. Ramini, D. Bertozzi
{"title":"Evolutionary vs. Revolutionary Interconnect Technologies for Future Low-Power Multi-Core Systems","authors":"Gabriele Miorandi, Mahdi Tala, Marco Balboni, L. Ramini, D. Bertozzi","doi":"10.1145/2857058.2857063","DOIUrl":null,"url":null,"abstract":"Networks-on-chip (NoCs) are today at the core of multi- and many-core systems, acting as the system-level integration framework. In order to support scaling to future device generations, NoCs will struggle to deliver the required communication performance within tight power budgets. In this respect, evolutionary as well as revolutionary interconnect technologies are currently being considered. On one hand, clockless handshaking materializes GALS systems that completely remove the system clock while reducing idle power to only the leakage power. On the other hand, the technology platform could be changed, by replacing electrical wires with optical links and networks. This paper provides a comprehensive power analysis of the two technologies under test on a path-by-path basis, by comparing them with each other and with a baseline synchronous NoC. The outcome of this paper can support the selection of interconnect solutions for future manycore systems where power is the primary concern, as well as the runtime selection policy of routing paths in the context of hybrid interconnect fabrics.","PeriodicalId":292715,"journal":{"name":"AISTECS '16","volume":"848 ","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2016-01-18","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"AISTECS '16","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1145/2857058.2857063","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

Networks-on-chip (NoCs) are today at the core of multi- and many-core systems, acting as the system-level integration framework. In order to support scaling to future device generations, NoCs will struggle to deliver the required communication performance within tight power budgets. In this respect, evolutionary as well as revolutionary interconnect technologies are currently being considered. On one hand, clockless handshaking materializes GALS systems that completely remove the system clock while reducing idle power to only the leakage power. On the other hand, the technology platform could be changed, by replacing electrical wires with optical links and networks. This paper provides a comprehensive power analysis of the two technologies under test on a path-by-path basis, by comparing them with each other and with a baseline synchronous NoC. The outcome of this paper can support the selection of interconnect solutions for future manycore systems where power is the primary concern, as well as the runtime selection policy of routing paths in the context of hybrid interconnect fabrics.
未来低功耗多核系统的进化与革命互连技术
片上网络(noc)是当今多核和多核系统的核心,充当系统级集成框架。为了支持扩展到未来的设备一代,noc将努力在紧张的功率预算内提供所需的通信性能。在这方面,目前正在考虑进化和革命性的互连技术。一方面,无时钟握手实现了GALS系统,它完全消除了系统时钟,同时将空闲功率减少到只有泄漏功率。另一方面,技术平台可以改变,用光链路和网络代替电线。本文通过将两种技术相互比较并与基线同步NoC进行比较,对正在测试的两种技术进行了全面的功率分析。本文的结果可以支持未来多核系统的互连解决方案选择,其中功率是主要关注的问题,以及混合互连结构背景下路由路径的运行时选择策略。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信