Fabrication and electrical performance of CVD-grown MoS2 transistor

Ming Wen, Jiqu Xu, L. Liu, Xinyuan Zhao, P. T. Lai, W. Tang
{"title":"Fabrication and electrical performance of CVD-grown MoS2 transistor","authors":"Ming Wen, Jiqu Xu, L. Liu, Xinyuan Zhao, P. T. Lai, W. Tang","doi":"10.1109/EDSSC.2017.8126502","DOIUrl":null,"url":null,"abstract":"A 6-layer continuous and uniform MoS<inf>2</inf> film is successfully grown by thermal chemical vapor deposition (CVD) through optimizing its growth conditions, and is used as channel material to fabricate top-gated transistors by conventional lithography process. Also, the effects of a buffer layer on the electrical performance of the CVD MoS<inf>2</inf> transistor are investigated, and enhanced carrier mobility (0.69 cm<sup>2</sup>/V·s) is achieved by using Ta<inf>2</inf>O<inf>5</inf> as the buffer layer.","PeriodicalId":163598,"journal":{"name":"2017 International Conference on Electron Devices and Solid-State Circuits (EDSSC)","volume":"73 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 International Conference on Electron Devices and Solid-State Circuits (EDSSC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EDSSC.2017.8126502","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

A 6-layer continuous and uniform MoS2 film is successfully grown by thermal chemical vapor deposition (CVD) through optimizing its growth conditions, and is used as channel material to fabricate top-gated transistors by conventional lithography process. Also, the effects of a buffer layer on the electrical performance of the CVD MoS2 transistor are investigated, and enhanced carrier mobility (0.69 cm2/V·s) is achieved by using Ta2O5 as the buffer layer.
cvd生长MoS2晶体管的制备及电性能
通过优化生长条件,采用热化学气相沉积(CVD)技术成功生长出6层连续均匀的MoS2薄膜,并将其用作传统光刻工艺制备顶门控晶体管的通道材料。此外,研究了缓冲层对CVD MoS2晶体管电性能的影响,发现Ta2O5作为缓冲层可提高载流子迁移率(0.69 cm2/V·s)。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信