FPGA and ARM processor based supercomputing

W. Akram, Tassadaq Hussain, E. Ayguadé
{"title":"FPGA and ARM processor based supercomputing","authors":"W. Akram, Tassadaq Hussain, E. Ayguadé","doi":"10.1109/ICOMET.2018.8346363","DOIUrl":null,"url":null,"abstract":"The low-cost and low-power heterogeneous architecture platform such as Xilinx Zynq SoC provides an extensive combination of ARM multi-core processor with FPGA accelerator for acceleration of high performance computing applications. In this paper, we proposed an FPGA and ARM processor based supercomputer system composed of five Zynq SoCs compute-nodes. The design system uses message passing interface libraries for communication between compute-nodes while AXI4-stream interfaces between ARM processor and FPGA inside a compute-node. An FIR filter application is used to test the performance of the system with and without FPGA accelerators. The results show that the performance of ARM based supercomputer with FPGA accelerators is 8.56 times higher than similar system without FPGA accelerators.","PeriodicalId":381362,"journal":{"name":"2018 International Conference on Computing, Mathematics and Engineering Technologies (iCoMET)","volume":"44 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-03-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 International Conference on Computing, Mathematics and Engineering Technologies (iCoMET)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICOMET.2018.8346363","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

Abstract

The low-cost and low-power heterogeneous architecture platform such as Xilinx Zynq SoC provides an extensive combination of ARM multi-core processor with FPGA accelerator for acceleration of high performance computing applications. In this paper, we proposed an FPGA and ARM processor based supercomputer system composed of five Zynq SoCs compute-nodes. The design system uses message passing interface libraries for communication between compute-nodes while AXI4-stream interfaces between ARM processor and FPGA inside a compute-node. An FIR filter application is used to test the performance of the system with and without FPGA accelerators. The results show that the performance of ARM based supercomputer with FPGA accelerators is 8.56 times higher than similar system without FPGA accelerators.
基于FPGA和ARM处理器的超级计算
Xilinx Zynq SoC等低成本、低功耗异构架构平台提供了ARM多核处理器与FPGA加速器的广泛组合,可加速高性能计算应用。本文提出了一种基于FPGA和ARM处理器的由5个Zynq soc计算节点组成的超级计算机系统。设计系统采用消息传递接口库实现计算节点间的通信,采用AXI4-stream接口实现计算节点内ARM处理器与FPGA之间的通信。一个FIR滤波器应用程序被用来测试系统的性能有和没有FPGA加速器。结果表明,采用FPGA加速器的ARM超级计算机的性能比不采用FPGA加速器的同类系统提高了8.56倍。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信