{"title":"MD5哈希算法在FPGA上的超高吞吐量实现","authors":"Yuliang Wang, Qiuxia Zhao, Liehui Jiang, Yi Shao","doi":"10.1007/978-3-642-11842-5_60","DOIUrl":null,"url":null,"abstract":"","PeriodicalId":6593,"journal":{"name":"2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA)","volume":"14 1","pages":"433-441"},"PeriodicalIF":0.0000,"publicationDate":"2009-08-10","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"16","resultStr":"{\"title\":\"Ultra High Throughput Implementations for MD5 Hash Algorithm on FPGA\",\"authors\":\"Yuliang Wang, Qiuxia Zhao, Liehui Jiang, Yi Shao\",\"doi\":\"10.1007/978-3-642-11842-5_60\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"\",\"PeriodicalId\":6593,\"journal\":{\"name\":\"2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA)\",\"volume\":\"14 1\",\"pages\":\"433-441\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2009-08-10\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"16\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1007/978-3-642-11842-5_60\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1007/978-3-642-11842-5_60","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}