{"title":"多处理器系统的并行模拟采集模块","authors":"Jean Vidal","doi":"10.1016/0252-7308(83)90003-X","DOIUrl":null,"url":null,"abstract":"<div><p>In this paper an analogue data acquisition device, which is multiprocessor oriente, is described; using parallel transfer structures and direct access in private memories, the system involves a specific analogue-to-digital converter. The design and operation of the system are optimized so as to increase the acquisition rate for various numbers of channels and word lengths. One of the processors leads the conversion and interfaces, without reducing the availability of the other processors. The prototype of the device has been working in a hybrid simulation computer with the predicted efficiency.</p></div>","PeriodicalId":100687,"journal":{"name":"Interfaces in Computing","volume":"1 3","pages":"Pages 223-233"},"PeriodicalIF":0.0000,"publicationDate":"1983-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://sci-hub-pdf.com/10.1016/0252-7308(83)90003-X","citationCount":"0","resultStr":"{\"title\":\"Module d'acquisition analogique parallèle pour un système multiprocesseur\",\"authors\":\"Jean Vidal\",\"doi\":\"10.1016/0252-7308(83)90003-X\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"<div><p>In this paper an analogue data acquisition device, which is multiprocessor oriente, is described; using parallel transfer structures and direct access in private memories, the system involves a specific analogue-to-digital converter. The design and operation of the system are optimized so as to increase the acquisition rate for various numbers of channels and word lengths. One of the processors leads the conversion and interfaces, without reducing the availability of the other processors. The prototype of the device has been working in a hybrid simulation computer with the predicted efficiency.</p></div>\",\"PeriodicalId\":100687,\"journal\":{\"name\":\"Interfaces in Computing\",\"volume\":\"1 3\",\"pages\":\"Pages 223-233\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1983-08-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"https://sci-hub-pdf.com/10.1016/0252-7308(83)90003-X\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Interfaces in Computing\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://www.sciencedirect.com/science/article/pii/025273088390003X\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Interfaces in Computing","FirstCategoryId":"1085","ListUrlMain":"https://www.sciencedirect.com/science/article/pii/025273088390003X","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Module d'acquisition analogique parallèle pour un système multiprocesseur
In this paper an analogue data acquisition device, which is multiprocessor oriente, is described; using parallel transfer structures and direct access in private memories, the system involves a specific analogue-to-digital converter. The design and operation of the system are optimized so as to increase the acquisition rate for various numbers of channels and word lengths. One of the processors leads the conversion and interfaces, without reducing the availability of the other processors. The prototype of the device has been working in a hybrid simulation computer with the predicted efficiency.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
