使用混合进位选择加法器的精通吠陀乘法器架构的FPGA实现

{"title":"使用混合进位选择加法器的精通吠陀乘法器架构的FPGA实现","authors":"V. Thamizharasan, N. Kasthuri","doi":"10.1080/00207217.2023.2245194","DOIUrl":null,"url":null,"abstract":"","PeriodicalId":54961,"journal":{"name":"International Journal of Electronics","volume":"25 1","pages":""},"PeriodicalIF":1.1000,"publicationDate":"2023-08-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"FPGA Implementation of Proficient Vedic Multiplier architecture using Hybrid Carry Select Adder\",\"authors\":\"V. Thamizharasan, N. Kasthuri\",\"doi\":\"10.1080/00207217.2023.2245194\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"\",\"PeriodicalId\":54961,\"journal\":{\"name\":\"International Journal of Electronics\",\"volume\":\"25 1\",\"pages\":\"\"},\"PeriodicalIF\":1.1000,\"publicationDate\":\"2023-08-04\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"International Journal of Electronics\",\"FirstCategoryId\":\"5\",\"ListUrlMain\":\"https://doi.org/10.1080/00207217.2023.2245194\",\"RegionNum\":4,\"RegionCategory\":\"工程技术\",\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q4\",\"JCRName\":\"ENGINEERING, ELECTRICAL & ELECTRONIC\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"International Journal of Electronics","FirstCategoryId":"5","ListUrlMain":"https://doi.org/10.1080/00207217.2023.2245194","RegionNum":4,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q4","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}