SleepTalker:一款28nm FDSOI ULV 802.15.4a IR-UWB发射机SoC，实现14pJ/bit，速度为27Mb/s，具有基于自适应fbb的通道选择和可编程脉冲形状

2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits) Pub Date : 2016-06-15 DOI:10.1109/VLSIC.2016.7573482

G. D. Streel, François Stas, Thibaut Gurne, François Durant, C. Frenkel, D. Bol

{"title":"SleepTalker:一款28nm FDSOI ULV 802.15.4a IR-UWB发射机SoC，实现14pJ/bit，速度为27Mb/s，具有基于自适应fbb的通道选择和可编程脉冲形状","authors":"G. D. Streel, François Stas, Thibaut Gurne, François Durant, C. Frenkel, D. Bol","doi":"10.1109/VLSIC.2016.7573482","DOIUrl":null,"url":null,"abstract":"We propose a UWB transmitter (TX) SoC designed for ultra-low voltage (ULV) in 28nm FDSOI CMOS. Operated at 0.55V, it achieves a record energy efficiency of 14pJ/bit with embedded power management (PM), highly duty cycled digital baseband, programmable pulse shaping and wide-range on-chip adaptive forward back biasing (FBB) for VT reduction, PVT compensation and tuning of both the carrier frequency (CF) and the output power.","PeriodicalId":6512,"journal":{"name":"2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits)","volume":"45 1","pages":"1-2"},"PeriodicalIF":0.0000,"publicationDate":"2016-06-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"SleepTalker: A 28nm FDSOI ULV 802.15.4a IR-UWB transmitter SoC achieving 14pJ/bit at 27Mb/s with adaptive-FBB-based channel selection and programmable pulse shape\",\"authors\":\"G. D. Streel, François Stas, Thibaut Gurne, François Durant, C. Frenkel, D. Bol\",\"doi\":\"10.1109/VLSIC.2016.7573482\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"We propose a UWB transmitter (TX) SoC designed for ultra-low voltage (ULV) in 28nm FDSOI CMOS. Operated at 0.55V, it achieves a record energy efficiency of 14pJ/bit with embedded power management (PM), highly duty cycled digital baseband, programmable pulse shaping and wide-range on-chip adaptive forward back biasing (FBB) for VT reduction, PVT compensation and tuning of both the carrier frequency (CF) and the output power.\",\"PeriodicalId\":6512,\"journal\":{\"name\":\"2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits)\",\"volume\":\"45 1\",\"pages\":\"1-2\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2016-06-15\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSIC.2016.7573482\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIC.2016.7573482","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 3

摘要

我们提出了一种在28nm FDSOI CMOS中设计用于超低电压(ULV)的超宽带发射机(TX) SoC。工作电压为0.55V，凭借嵌入式电源管理(PM)、高占空比数字基带、可编程脉冲整形和宽范围片上自适应前向后偏置(FBB)，实现了创纪录的14pJ/bit的能量效率，用于VT降低、PVT补偿和载波频率(CF)和输出功率的调谐。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

SleepTalker: A 28nm FDSOI ULV 802.15.4a IR-UWB transmitter SoC achieving 14pJ/bit at 27Mb/s with adaptive-FBB-based channel selection and programmable pulse shape

We propose a UWB transmitter (TX) SoC designed for ultra-low voltage (ULV) in 28nm FDSOI CMOS. Operated at 0.55V, it achieves a record energy efficiency of 14pJ/bit with embedded power management (PM), highly duty cycled digital baseband, programmable pulse shaping and wide-range on-chip adaptive forward back biasing (FBB) for VT reduction, PVT compensation and tuning of both the carrier frequency (CF) and the output power.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits)

自引率

0.00%

发文量