用于短距离光链路的2.5 gb /s多速率连续时间自适应均衡器

ESSCIRC Conference 2015 - 41st European Solid-State Circuits Conference (ESSCIRC) Pub Date : 2015-11-02 DOI:10.1109/ESSCIRC.2015.7313824

C. Gimeno, C. Sánchez-Azqueta, E. Guerrero, J. Aguirre, C. Aldea, S. Celma

{"title":"用于短距离光链路的2.5 gb /s多速率连续时间自适应均衡器","authors":"C. Gimeno, C. Sánchez-Azqueta, E. Guerrero, J. Aguirre, C. Aldea, S. Celma","doi":"10.1109/ESSCIRC.2015.7313824","DOIUrl":null,"url":null,"abstract":"This paper presents a new multi-rate continuous-time adaptive equalizer for short-haul gigabit optical communications. It is designed to compensate the attenuation of a 50-m 1-mm core step-index plastic optical fiber (SI-POF) for input data ranges from 400 Mb/s up to 2.5 Gb/s. It includes three adaptation loops to compensate the possible variations in level and spectrum of the input signal. The prototype has been implemented in a cost-effective 0.18-μm CMOS process. The system is fed with only 1 V and has a total power consumption of 60 mW.","PeriodicalId":11845,"journal":{"name":"ESSCIRC Conference 2015 - 41st European Solid-State Circuits Conference (ESSCIRC)","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2015-11-02","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"10","resultStr":"{\"title\":\"A 2.5-Gb/s multi-rate continuous-time adaptive equalizer for short reach optical links\",\"authors\":\"C. Gimeno, C. Sánchez-Azqueta, E. Guerrero, J. Aguirre, C. Aldea, S. Celma\",\"doi\":\"10.1109/ESSCIRC.2015.7313824\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a new multi-rate continuous-time adaptive equalizer for short-haul gigabit optical communications. It is designed to compensate the attenuation of a 50-m 1-mm core step-index plastic optical fiber (SI-POF) for input data ranges from 400 Mb/s up to 2.5 Gb/s. It includes three adaptation loops to compensate the possible variations in level and spectrum of the input signal. The prototype has been implemented in a cost-effective 0.18-μm CMOS process. The system is fed with only 1 V and has a total power consumption of 60 mW.\",\"PeriodicalId\":11845,\"journal\":{\"name\":\"ESSCIRC Conference 2015 - 41st European Solid-State Circuits Conference (ESSCIRC)\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2015-11-02\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"10\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"ESSCIRC Conference 2015 - 41st European Solid-State Circuits Conference (ESSCIRC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ESSCIRC.2015.7313824\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"ESSCIRC Conference 2015 - 41st European Solid-State Circuits Conference (ESSCIRC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ESSCIRC.2015.7313824","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 10

摘要

提出了一种适用于千兆短距离光通信的多速率连续时间自适应均衡器。它设计用于补偿50-m 1-mm芯步进折射率塑料光纤(SI-POF)的衰减，用于从400 Mb/s到2.5 Gb/s的输入数据范围。它包括三个自适应回路来补偿输入信号的电平和频谱的可能变化。该原型机已在具有成本效益的0.18 μm CMOS工艺中实现。该系统仅以1v的电压供电，总功耗为60mw。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

A 2.5-Gb/s multi-rate continuous-time adaptive equalizer for short reach optical links

This paper presents a new multi-rate continuous-time adaptive equalizer for short-haul gigabit optical communications. It is designed to compensate the attenuation of a 50-m 1-mm core step-index plastic optical fiber (SI-POF) for input data ranges from 400 Mb/s up to 2.5 Gb/s. It includes three adaptation loops to compensate the possible variations in level and spectrum of the input signal. The prototype has been implemented in a cost-effective 0.18-μm CMOS process. The system is fed with only 1 V and has a total power consumption of 60 mW.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

ESSCIRC Conference 2015 - 41st European Solid-State Circuits Conference (ESSCIRC)

自引率

0.00%

发文量