用于低压应用的低纹波开关电容DC-DC上变频器

Proceedings of Second IEEE Asia Pacific Conference on ASICs. AP-ASIC 2000 (Cat. No.00EX434) Pub Date : 2000-08-28 DOI:10.1109/APASIC.2000.896896

Seung-Chul Lee, Dong-soo Park, Jung-Hee Song, Myung-Whan Choi, Seung-Hoon Lee

{"title":"用于低压应用的低纹波开关电容DC-DC上变频器","authors":"Seung-Chul Lee, Dong-soo Park, Jung-Hee Song, Myung-Whan Choi, Seung-Hoon Lee","doi":"10.1109/APASIC.2000.896896","DOIUrl":null,"url":null,"abstract":"This paper describes a switched-capacitor type DC-DC up converter with high efficiency and low-ripple output. Identical charge pumps operating sequentially in the proposed DC-DC converter reduce the magnitude of output voltage ripples to 20% of the conventional converters. A new charge pump adopting PMOS switches near the output stage improves the power efficiency of the DC-DC converter by 10%. The proposed DC-DC converter is applied, as a test vehicle, to a phase-locked loop circuit which is sensitive to power supply noise. All circuits are simulated and fabricated in a 0.65-/spl mu/m CMOS process.","PeriodicalId":313978,"journal":{"name":"Proceedings of Second IEEE Asia Pacific Conference on ASICs. AP-ASIC 2000 (Cat. No.00EX434)","volume":"79 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2000-08-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"25","resultStr":"{\"title\":\"A low-ripple switched-capacitor DC-DC up converter for low-voltage applications\",\"authors\":\"Seung-Chul Lee, Dong-soo Park, Jung-Hee Song, Myung-Whan Choi, Seung-Hoon Lee\",\"doi\":\"10.1109/APASIC.2000.896896\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper describes a switched-capacitor type DC-DC up converter with high efficiency and low-ripple output. Identical charge pumps operating sequentially in the proposed DC-DC converter reduce the magnitude of output voltage ripples to 20% of the conventional converters. A new charge pump adopting PMOS switches near the output stage improves the power efficiency of the DC-DC converter by 10%. The proposed DC-DC converter is applied, as a test vehicle, to a phase-locked loop circuit which is sensitive to power supply noise. All circuits are simulated and fabricated in a 0.65-/spl mu/m CMOS process.\",\"PeriodicalId\":313978,\"journal\":{\"name\":\"Proceedings of Second IEEE Asia Pacific Conference on ASICs. AP-ASIC 2000 (Cat. No.00EX434)\",\"volume\":\"79 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2000-08-28\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"25\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of Second IEEE Asia Pacific Conference on ASICs. AP-ASIC 2000 (Cat. No.00EX434)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/APASIC.2000.896896\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of Second IEEE Asia Pacific Conference on ASICs. AP-ASIC 2000 (Cat. No.00EX434)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/APASIC.2000.896896","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 25

摘要

本文介绍了一种高效率、低纹波输出的开关电容型DC-DC上变频器。在所提出的DC-DC变换器中，顺序工作的相同电荷泵将输出电压波动的幅度降低到传统变换器的20%。在输出级附近采用PMOS开关的新型电荷泵使DC-DC变换器的功率效率提高了10%。将所提出的DC-DC变换器作为测试载体，应用于对电源噪声敏感的锁相环路。所有电路都在0.65-/spl mu/m的CMOS工艺中进行了模拟和制造。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

A low-ripple switched-capacitor DC-DC up converter for low-voltage applications

This paper describes a switched-capacitor type DC-DC up converter with high efficiency and low-ripple output. Identical charge pumps operating sequentially in the proposed DC-DC converter reduce the magnitude of output voltage ripples to 20% of the conventional converters. A new charge pump adopting PMOS switches near the output stage improves the power efficiency of the DC-DC converter by 10%. The proposed DC-DC converter is applied, as a test vehicle, to a phase-locked loop circuit which is sensitive to power supply noise. All circuits are simulated and fabricated in a 0.65-/spl mu/m CMOS process.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

Proceedings of Second IEEE Asia Pacific Conference on ASICs. AP-ASIC 2000 (Cat. No.00EX434)

自引率

0.00%

发文量