Verilog-model ALU微处理器6502在基础MPGA 5503HM5 (CAD VLSI Kovcheg 3.02)

2016 13th International Scientific-Technical Conference on Actual Problems of Electronics Instrument Engineering (APEIE) Pub Date : 2016-10-01 DOI:10.1109/APEIE.2016.7802253

B. Bogomolov

{"title":"Verilog-model ALU微处理器6502在基础MPGA 5503HM5 (CAD VLSI Kovcheg 3.02)","authors":"B. Bogomolov","doi":"10.1109/APEIE.2016.7802253","DOIUrl":null,"url":null,"abstract":"For the first time created a Verilog-model ALU microprocessor 6502 company MOS Technology (USA) based MPGA 5503HM5 using CAD VLSI Kovcheg 3.02. It carried out a complete ALU design cycle, including the simulation of the formation of a truth table and topology. It is shown that the library 5503 is functionally complete and supports the effective development of all the constituent elements of the ALU microprocessor 6502 based Verilog Netlist.","PeriodicalId":363890,"journal":{"name":"2016 13th International Scientific-Technical Conference on Actual Problems of Electronics Instrument Engineering (APEIE)","volume":"13 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2016-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Verilog-model ALU microprocessor 6502 at the base MPGA 5503HM5 (CAD VLSI Kovcheg 3.02)\",\"authors\":\"B. Bogomolov\",\"doi\":\"10.1109/APEIE.2016.7802253\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"For the first time created a Verilog-model ALU microprocessor 6502 company MOS Technology (USA) based MPGA 5503HM5 using CAD VLSI Kovcheg 3.02. It carried out a complete ALU design cycle, including the simulation of the formation of a truth table and topology. It is shown that the library 5503 is functionally complete and supports the effective development of all the constituent elements of the ALU microprocessor 6502 based Verilog Netlist.\",\"PeriodicalId\":363890,\"journal\":{\"name\":\"2016 13th International Scientific-Technical Conference on Actual Problems of Electronics Instrument Engineering (APEIE)\",\"volume\":\"13 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2016-10-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2016 13th International Scientific-Technical Conference on Actual Problems of Electronics Instrument Engineering (APEIE)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/APEIE.2016.7802253\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 13th International Scientific-Technical Conference on Actual Problems of Electronics Instrument Engineering (APEIE)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/APEIE.2016.7802253","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 0

摘要

首次创建了Verilog-model ALU微处理器6502公司MOS Technology(美国)基于MPGA 5503HM5使用CAD VLSI Kovcheg 3.02。它进行了一个完整的ALU设计周期，包括真值表的形成和拓扑的仿真。结果表明，5503库功能齐全，支持基于Verilog Netlist的ALU微处理器6502的所有组成元素的有效开发。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

Verilog-model ALU microprocessor 6502 at the base MPGA 5503HM5 (CAD VLSI Kovcheg 3.02)

For the first time created a Verilog-model ALU microprocessor 6502 company MOS Technology (USA) based MPGA 5503HM5 using CAD VLSI Kovcheg 3.02. It carried out a complete ALU design cycle, including the simulation of the formation of a truth table and topology. It is shown that the library 5503 is functionally complete and supports the effective development of all the constituent elements of the ALU microprocessor 6502 based Verilog Netlist.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2016 13th International Scientific-Technical Conference on Actual Problems of Electronics Instrument Engineering (APEIE)

自引率

0.00%

发文量