{"title":"微处理器/加速器共生中的实时原型设计","authors":"J. Becker, R. Hartenstein","doi":"10.1109/IWRSP.1998.676665","DOIUrl":null,"url":null,"abstract":"The paper introduces a new coarse-grained dynamically reconfigurable hardware platform and a general model for prototyping cooperating host/accelerator platforms under real-time constraints. A new parallelizing compilation method derived from this model is explained, whereas novel \"vertical\" parallelization techniques are applied for such structural programmable accelerators. For performing real-time constraint analysis and fulfilment the process of task performance estimation for host/accelerator executions is explained. Additionally the paper explained the overall execution time estimation of multi-task applications.","PeriodicalId":310447,"journal":{"name":"Proceedings. Ninth International Workshop on Rapid System Prototyping (Cat. No.98TB100237)","volume":"68 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1998-06-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"Real-time prototyping in microprocessor/accelerator symbiosis\",\"authors\":\"J. Becker, R. Hartenstein\",\"doi\":\"10.1109/IWRSP.1998.676665\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The paper introduces a new coarse-grained dynamically reconfigurable hardware platform and a general model for prototyping cooperating host/accelerator platforms under real-time constraints. A new parallelizing compilation method derived from this model is explained, whereas novel \\\"vertical\\\" parallelization techniques are applied for such structural programmable accelerators. For performing real-time constraint analysis and fulfilment the process of task performance estimation for host/accelerator executions is explained. Additionally the paper explained the overall execution time estimation of multi-task applications.\",\"PeriodicalId\":310447,\"journal\":{\"name\":\"Proceedings. Ninth International Workshop on Rapid System Prototyping (Cat. No.98TB100237)\",\"volume\":\"68 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1998-06-03\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings. Ninth International Workshop on Rapid System Prototyping (Cat. No.98TB100237)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IWRSP.1998.676665\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings. Ninth International Workshop on Rapid System Prototyping (Cat. No.98TB100237)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IWRSP.1998.676665","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Real-time prototyping in microprocessor/accelerator symbiosis
The paper introduces a new coarse-grained dynamically reconfigurable hardware platform and a general model for prototyping cooperating host/accelerator platforms under real-time constraints. A new parallelizing compilation method derived from this model is explained, whereas novel "vertical" parallelization techniques are applied for such structural programmable accelerators. For performing real-time constraint analysis and fulfilment the process of task performance estimation for host/accelerator executions is explained. Additionally the paper explained the overall execution time estimation of multi-task applications.