用于神经放大应用的低噪声OTA

2012 8th International Caribbean Conference on Devices, Circuits and Systems (ICCDCS) Pub Date : 2012-03-14 DOI:10.1109/ICCDCS.2012.6188881

S. Saberhosseini, A. Zabihian, A. M. Sodagar

{"title":"用于神经放大应用的低噪声OTA","authors":"S. Saberhosseini, A. Zabihian, A. M. Sodagar","doi":"10.1109/ICCDCS.2012.6188881","DOIUrl":null,"url":null,"abstract":"This paper presents an ultra low-power operational transconductance amplifier (OTA), which can be used in the implementation of preconditioning stage of implantable neural recording microsystems. In such applications, low-noise performance is both critical and challenging especially at very low power consumptions. By means of a new structure for OTA, a low-noise, low-power, and small-silicon-area OTA is proposed. The OTA was designed in a 0.5-μm standard 2P3M N-Well CMOS process. Simulation results for the proposed OTA show an open-loop gain of 62dB, unity-gain bandwidth of 4MHz, and 59nVrms/√Hz input-referred noise. Power dissipation of the OTA is as low as 4μW at 3-V supply voltage.","PeriodicalId":125743,"journal":{"name":"2012 8th International Caribbean Conference on Devices, Circuits and Systems (ICCDCS)","volume":"44 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2012-03-14","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"12","resultStr":"{\"title\":\"Low-noise OTA for neural amplifying applications\",\"authors\":\"S. Saberhosseini, A. Zabihian, A. M. Sodagar\",\"doi\":\"10.1109/ICCDCS.2012.6188881\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents an ultra low-power operational transconductance amplifier (OTA), which can be used in the implementation of preconditioning stage of implantable neural recording microsystems. In such applications, low-noise performance is both critical and challenging especially at very low power consumptions. By means of a new structure for OTA, a low-noise, low-power, and small-silicon-area OTA is proposed. The OTA was designed in a 0.5-μm standard 2P3M N-Well CMOS process. Simulation results for the proposed OTA show an open-loop gain of 62dB, unity-gain bandwidth of 4MHz, and 59nVrms/√Hz input-referred noise. Power dissipation of the OTA is as low as 4μW at 3-V supply voltage.\",\"PeriodicalId\":125743,\"journal\":{\"name\":\"2012 8th International Caribbean Conference on Devices, Circuits and Systems (ICCDCS)\",\"volume\":\"44 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2012-03-14\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"12\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2012 8th International Caribbean Conference on Devices, Circuits and Systems (ICCDCS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICCDCS.2012.6188881\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2012 8th International Caribbean Conference on Devices, Circuits and Systems (ICCDCS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICCDCS.2012.6188881","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 12

摘要

提出了一种可用于植入神经记录微系统预处理阶段的超低功耗运算跨导放大器(OTA)。在此类应用中，低噪声性能既关键又具有挑战性，特别是在非常低的功耗下。通过一种新的OTA结构，提出了一种低噪声、低功耗、小硅面积的OTA。OTA采用0.5 μm标准2P3M N-Well CMOS工艺设计。仿真结果表明，该OTA的开环增益为62dB，单位增益带宽为4MHz，输入参考噪声为59nVrms/√Hz。在3v供电电压下，OTA的功耗低至4μW。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

Low-noise OTA for neural amplifying applications

This paper presents an ultra low-power operational transconductance amplifier (OTA), which can be used in the implementation of preconditioning stage of implantable neural recording microsystems. In such applications, low-noise performance is both critical and challenging especially at very low power consumptions. By means of a new structure for OTA, a low-noise, low-power, and small-silicon-area OTA is proposed. The OTA was designed in a 0.5-μm standard 2P3M N-Well CMOS process. Simulation results for the proposed OTA show an open-loop gain of 62dB, unity-gain bandwidth of 4MHz, and 59nVrms/√Hz input-referred noise. Power dissipation of the OTA is as low as 4μW at 3-V supply voltage.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2012 8th International Caribbean Conference on Devices, Circuits and Systems (ICCDCS)

自引率

0.00%

发文量