L. Fernández, U. Arz, D. Schubert, E. Berenschot, R. Wiegerink, J. Flokstra
{"title":"一种在高掺杂基板上改善射频性能的CMOS兼容工艺","authors":"L. Fernández, U. Arz, D. Schubert, E. Berenschot, R. Wiegerink, J. Flokstra","doi":"10.1109/SPI.2005.1500935","DOIUrl":null,"url":null,"abstract":"In this paper we present a CMOS compatible process for CMOS-grade wafers in order to create specific areas where radio frequency (RF) devices can be implemented without the high losses associated to this substrate. The process is based on refilling of deep trenches, which allows the local replacement of the silicon substrate by silicon nitride, which has very good RF properties (tan /spl delta/ = 5-9 10/sup -4/). The trenches are in the order of 30 /spl mu/m deep and 2 /spl mu/m wide, leaving a space of 2 /spl mu/m in between where the silicon still remains. In this way, half of the lossy substrate is replaced by silicon nitride. We present measurement results which indicate that the RF performance of CMOS-grade wafers can be significantly improved, as well as a careful study of the most relevant fabrication parameters and the consequences for the final RF performance of the substrate. An additional advantage of this new technique is the possibility of using it as a pre-CMOS process, thus allowing monolithic integration of CMOS electronics and RF and microwave components.","PeriodicalId":182291,"journal":{"name":"Proceedings. 9th IEEE Workshop on Signal Propagation on Interconnects, 2005.","volume":"69 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2005-05-10","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"A CMOS compatible process for improved RF performance on highly doped substrates\",\"authors\":\"L. Fernández, U. Arz, D. Schubert, E. Berenschot, R. Wiegerink, J. Flokstra\",\"doi\":\"10.1109/SPI.2005.1500935\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper we present a CMOS compatible process for CMOS-grade wafers in order to create specific areas where radio frequency (RF) devices can be implemented without the high losses associated to this substrate. The process is based on refilling of deep trenches, which allows the local replacement of the silicon substrate by silicon nitride, which has very good RF properties (tan /spl delta/ = 5-9 10/sup -4/). The trenches are in the order of 30 /spl mu/m deep and 2 /spl mu/m wide, leaving a space of 2 /spl mu/m in between where the silicon still remains. In this way, half of the lossy substrate is replaced by silicon nitride. We present measurement results which indicate that the RF performance of CMOS-grade wafers can be significantly improved, as well as a careful study of the most relevant fabrication parameters and the consequences for the final RF performance of the substrate. An additional advantage of this new technique is the possibility of using it as a pre-CMOS process, thus allowing monolithic integration of CMOS electronics and RF and microwave components.\",\"PeriodicalId\":182291,\"journal\":{\"name\":\"Proceedings. 9th IEEE Workshop on Signal Propagation on Interconnects, 2005.\",\"volume\":\"69 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2005-05-10\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings. 9th IEEE Workshop on Signal Propagation on Interconnects, 2005.\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SPI.2005.1500935\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings. 9th IEEE Workshop on Signal Propagation on Interconnects, 2005.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SPI.2005.1500935","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A CMOS compatible process for improved RF performance on highly doped substrates
In this paper we present a CMOS compatible process for CMOS-grade wafers in order to create specific areas where radio frequency (RF) devices can be implemented without the high losses associated to this substrate. The process is based on refilling of deep trenches, which allows the local replacement of the silicon substrate by silicon nitride, which has very good RF properties (tan /spl delta/ = 5-9 10/sup -4/). The trenches are in the order of 30 /spl mu/m deep and 2 /spl mu/m wide, leaving a space of 2 /spl mu/m in between where the silicon still remains. In this way, half of the lossy substrate is replaced by silicon nitride. We present measurement results which indicate that the RF performance of CMOS-grade wafers can be significantly improved, as well as a careful study of the most relevant fabrication parameters and the consequences for the final RF performance of the substrate. An additional advantage of this new technique is the possibility of using it as a pre-CMOS process, thus allowing monolithic integration of CMOS electronics and RF and microwave components.