高性能通信系统的原型系统

Proceedings. Ninth International Workshop on Rapid System Prototyping (Cat. No.98TB100237) Pub Date : 1998-06-03 DOI:10.1109/IWRSP.1998.676673

Matthias Dörfel, R. Hofmann

{"title":"高性能通信系统的原型系统","authors":"Matthias Dörfel, R. Hofmann","doi":"10.1109/IWRSP.1998.676673","DOIUrl":null,"url":null,"abstract":"Presents a prototyping platform for high-performance communication systems together with a design methodology. Based on a formal design entry and nonfunctional design goals such as execution time and overall system cost, a software/hardware partitioning is generated and its performance is estimated with formal models. Valid partitionings are then implemented on a prototyping platform which is based on a heterogeneous multiprocessor system and a reconfigurable FPGA board. Using model-based optimization and monitoring, each partitioning is evaluated and the results are fed back in the generation and estimation of new partitionings.","PeriodicalId":310447,"journal":{"name":"Proceedings. Ninth International Workshop on Rapid System Prototyping (Cat. No.98TB100237)","volume":"12 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1998-06-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"17","resultStr":"{\"title\":\"A prototyping system for high performance communication systems\",\"authors\":\"Matthias Dörfel, R. Hofmann\",\"doi\":\"10.1109/IWRSP.1998.676673\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Presents a prototyping platform for high-performance communication systems together with a design methodology. Based on a formal design entry and nonfunctional design goals such as execution time and overall system cost, a software/hardware partitioning is generated and its performance is estimated with formal models. Valid partitionings are then implemented on a prototyping platform which is based on a heterogeneous multiprocessor system and a reconfigurable FPGA board. Using model-based optimization and monitoring, each partitioning is evaluated and the results are fed back in the generation and estimation of new partitionings.\",\"PeriodicalId\":310447,\"journal\":{\"name\":\"Proceedings. Ninth International Workshop on Rapid System Prototyping (Cat. No.98TB100237)\",\"volume\":\"12 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1998-06-03\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"17\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings. Ninth International Workshop on Rapid System Prototyping (Cat. No.98TB100237)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IWRSP.1998.676673\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings. Ninth International Workshop on Rapid System Prototyping (Cat. No.98TB100237)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IWRSP.1998.676673","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 17

摘要

提出了一种高性能通信系统原型平台及其设计方法。基于正式设计条目和非功能设计目标(如执行时间和总体系统成本)，生成软件/硬件分区，并使用正式模型估计其性能。然后在基于异构多处理器系统和可重构FPGA板的原型平台上实现有效分区。使用基于模型的优化和监控，评估每个分区，并在新分区的生成和估计中反馈结果。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

A prototyping system for high performance communication systems

Presents a prototyping platform for high-performance communication systems together with a design methodology. Based on a formal design entry and nonfunctional design goals such as execution time and overall system cost, a software/hardware partitioning is generated and its performance is estimated with formal models. Valid partitionings are then implemented on a prototyping platform which is based on a heterogeneous multiprocessor system and a reconfigurable FPGA board. Using model-based optimization and monitoring, each partitioning is evaluated and the results are fed back in the generation and estimation of new partitionings.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

Proceedings. Ninth International Workshop on Rapid System Prototyping (Cat. No.98TB100237)

自引率

0.00%

发文量