用于高动态范围光子模拟-数字转换的集成-转储接收器

2012 IEEE 12th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems Pub Date : 2012-03-01 DOI:10.1109/SIRF.2012.6160158

T. D. Gathman, J. Buckwalter

{"title":"用于高动态范围光子模拟-数字转换的集成-转储接收器","authors":"T. D. Gathman, J. Buckwalter","doi":"10.1109/SIRF.2012.6160158","DOIUrl":null,"url":null,"abstract":"A high-linearity integrate-and-dump circuit is proposed for the electrical interface to a photonic sampling system. The integrate-and-dump receiver operates at 2 GS/s with a 500ps period for integration, hold, and reset. Better than 7.5 ENOB is measured with a sinewave input. The integrate-and-dump receiver is fabricated in a 120nm SiGe BiCMOS technology with a core current consumption of 84 mA from a 5 V supply.","PeriodicalId":339730,"journal":{"name":"2012 IEEE 12th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems","volume":"47 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2012-03-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":"{\"title\":\"An integrate-and-dump receiver for high dynamic range photonic analog-to-digital conversion\",\"authors\":\"T. D. Gathman, J. Buckwalter\",\"doi\":\"10.1109/SIRF.2012.6160158\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A high-linearity integrate-and-dump circuit is proposed for the electrical interface to a photonic sampling system. The integrate-and-dump receiver operates at 2 GS/s with a 500ps period for integration, hold, and reset. Better than 7.5 ENOB is measured with a sinewave input. The integrate-and-dump receiver is fabricated in a 120nm SiGe BiCMOS technology with a core current consumption of 84 mA from a 5 V supply.\",\"PeriodicalId\":339730,\"journal\":{\"name\":\"2012 IEEE 12th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems\",\"volume\":\"47 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2012-03-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"4\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2012 IEEE 12th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SIRF.2012.6160158\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2012 IEEE 12th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SIRF.2012.6160158","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 4

摘要

提出了一种用于光子采样系统电接口的高线性积转储电路。集成和转储接收器以2gs /s的速度运行，周期为500ps，用于集成、保持和重置。使用正弦波输入测量优于7.5 ENOB。该集成转储接收器采用120nm SiGe BiCMOS技术制造，5v电源的核心电流消耗为84 mA。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

An integrate-and-dump receiver for high dynamic range photonic analog-to-digital conversion

A high-linearity integrate-and-dump circuit is proposed for the electrical interface to a photonic sampling system. The integrate-and-dump receiver operates at 2 GS/s with a 500ps period for integration, hold, and reset. Better than 7.5 ENOB is measured with a sinewave input. The integrate-and-dump receiver is fabricated in a 120nm SiGe BiCMOS technology with a core current consumption of 84 mA from a 5 V supply.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2012 IEEE 12th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems

自引率

0.00%

发文量