一类新型测试仪器:基于FPGA的模块

P. B. Kelly
{"title":"一类新型测试仪器:基于FPGA的模块","authors":"P. B. Kelly","doi":"10.1109/MIM.2013.6572948","DOIUrl":null,"url":null,"abstract":"Testing involves applying stimulus to a device, called the Unit Under Test (UUT), and evaluating the measured response against the expected values. Traditional systems use discrete instruments to supply the stimulus and measure the response, but most devices are part of a larger system and may be a component of a closed control loop. Many devices are designed to respond to the inputs by generating outputs that are dependent on some part of the output being fed back to the inputs through the rest of the system. To be comprehensive, a test of such a device must include stimulus and response that matches, as closely as possible, the way the device is used in the full system. This requires test equipment that can alter the stimulus in response to the UUT's outputs. For low speed systems, software can often accomplish this, which is the traditional approach, but systems that require much faster response than practically accomplished in software are simply not tested in this fashion unless custom test hardware is designed to do it. This drives up the cost of test station and test program design, development, and maintenance, making it prohibitive except where crucial. Recent advancements in Field Programmable Gate Array (FPGA) technology have made a new class of instrument available to the test market. Modules based on standard interfaces that provide a large FPGA with external memory, multiple ADC and DAC channels with the digital side interfaced to the FPGA, and a large number of digital I/O pins plus programming interfaces that are fairly easy to use are now available at low cost. These modules can replace custom electronics that were required to achieve satisfactory test results in “Hardware in the Loop” test scenarios at very low acquisition and development cost. FPGA based test instruments allow rapid development of complex control systems without custom hardware development. The future impact of such implementations will be reduced station and test program maintenance cost and problems since the “custom hardware” is contained in the test program and the hardware it runs on is a commercially available standard part number.","PeriodicalId":142978,"journal":{"name":"2012 IEEE AUTOTESTCON Proceedings","volume":"5 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2013-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"A new class of test instrument: The FPGA based module\",\"authors\":\"P. B. Kelly\",\"doi\":\"10.1109/MIM.2013.6572948\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Testing involves applying stimulus to a device, called the Unit Under Test (UUT), and evaluating the measured response against the expected values. Traditional systems use discrete instruments to supply the stimulus and measure the response, but most devices are part of a larger system and may be a component of a closed control loop. Many devices are designed to respond to the inputs by generating outputs that are dependent on some part of the output being fed back to the inputs through the rest of the system. To be comprehensive, a test of such a device must include stimulus and response that matches, as closely as possible, the way the device is used in the full system. This requires test equipment that can alter the stimulus in response to the UUT's outputs. For low speed systems, software can often accomplish this, which is the traditional approach, but systems that require much faster response than practically accomplished in software are simply not tested in this fashion unless custom test hardware is designed to do it. This drives up the cost of test station and test program design, development, and maintenance, making it prohibitive except where crucial. Recent advancements in Field Programmable Gate Array (FPGA) technology have made a new class of instrument available to the test market. Modules based on standard interfaces that provide a large FPGA with external memory, multiple ADC and DAC channels with the digital side interfaced to the FPGA, and a large number of digital I/O pins plus programming interfaces that are fairly easy to use are now available at low cost. These modules can replace custom electronics that were required to achieve satisfactory test results in “Hardware in the Loop” test scenarios at very low acquisition and development cost. FPGA based test instruments allow rapid development of complex control systems without custom hardware development. The future impact of such implementations will be reduced station and test program maintenance cost and problems since the “custom hardware” is contained in the test program and the hardware it runs on is a commercially available standard part number.\",\"PeriodicalId\":142978,\"journal\":{\"name\":\"2012 IEEE AUTOTESTCON Proceedings\",\"volume\":\"5 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2013-08-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2012 IEEE AUTOTESTCON Proceedings\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/MIM.2013.6572948\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2012 IEEE AUTOTESTCON Proceedings","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MIM.2013.6572948","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

摘要

测试包括将刺激施加到一个设备上,称为被测单元(UUT),并根据期望值评估测量的响应。传统的系统使用离散的仪器来提供刺激和测量响应,但大多数设备是一个更大的系统的一部分,可能是一个封闭的控制回路的组成部分。许多设备被设计为通过生成输出来响应输入,这些输出依赖于输出的某些部分通过系统的其余部分反馈到输入。为了做到全面,对这种装置的测试必须包括刺激和反应,这些刺激和反应必须尽可能地与该装置在整个系统中的使用方式相匹配。这就要求测试设备能够根据UUT的输出改变刺激。对于低速系统,软件通常可以完成这一点,这是传统的方法,但是需要比软件实际完成的响应快得多的系统根本不会以这种方式进行测试,除非设计了定制的测试硬件来做这件事。这增加了测试站和测试程序的设计、开发和维护的成本,使它变得令人望而却步,除非在关键的地方。现场可编程门阵列(FPGA)技术的最新进展为测试市场提供了一类新的仪器。基于标准接口的模块提供了一个带有外部存储器的大型FPGA,多个ADC和DAC通道与FPGA的数字端接口,以及大量的数字I/O引脚和编程接口,这些都是相当容易使用的,现在成本很低。这些模块可以取代定制的电子设备,以非常低的获取和开发成本在“硬件在环”测试场景中获得满意的测试结果。基于FPGA的测试仪器允许快速开发复杂的控制系统,而无需定制硬件开发。由于“定制硬件”包含在测试程序中,并且它运行的硬件是商业上可用的标准部件号,因此这种实现的未来影响将减少工作站和测试程序的维护成本和问题。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A new class of test instrument: The FPGA based module
Testing involves applying stimulus to a device, called the Unit Under Test (UUT), and evaluating the measured response against the expected values. Traditional systems use discrete instruments to supply the stimulus and measure the response, but most devices are part of a larger system and may be a component of a closed control loop. Many devices are designed to respond to the inputs by generating outputs that are dependent on some part of the output being fed back to the inputs through the rest of the system. To be comprehensive, a test of such a device must include stimulus and response that matches, as closely as possible, the way the device is used in the full system. This requires test equipment that can alter the stimulus in response to the UUT's outputs. For low speed systems, software can often accomplish this, which is the traditional approach, but systems that require much faster response than practically accomplished in software are simply not tested in this fashion unless custom test hardware is designed to do it. This drives up the cost of test station and test program design, development, and maintenance, making it prohibitive except where crucial. Recent advancements in Field Programmable Gate Array (FPGA) technology have made a new class of instrument available to the test market. Modules based on standard interfaces that provide a large FPGA with external memory, multiple ADC and DAC channels with the digital side interfaced to the FPGA, and a large number of digital I/O pins plus programming interfaces that are fairly easy to use are now available at low cost. These modules can replace custom electronics that were required to achieve satisfactory test results in “Hardware in the Loop” test scenarios at very low acquisition and development cost. FPGA based test instruments allow rapid development of complex control systems without custom hardware development. The future impact of such implementations will be reduced station and test program maintenance cost and problems since the “custom hardware” is contained in the test program and the hardware it runs on is a commercially available standard part number.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信