M. Saif, Khaled M. Hassan, Ahmed Abdelati, S. Ibrahim
{"title":"用于物联网应用的34-fJ/bit 20gb /s 1/8速率电荷导向DFE","authors":"M. Saif, Khaled M. Hassan, Ahmed Abdelati, S. Ibrahim","doi":"10.1109/NEWCAS44328.2019.8961251","DOIUrl":null,"url":null,"abstract":"The need for receiver equalization in wireline communication systems has increased with the large increase in data rates. There are two main categories for equalizers; continuous-time linear equalizers and non-linear equalizers implemented as decision feedback equalizers (DFE). Most DFEs use half-rate or quarter-rate architectures. The DFE proposed in this paper, however, uses a 1/8-rate architecture to relax the timing constraints and reduce power consumption. This paper presents the design of a 1-tap 20-Gb/s charge-steering 1/8-rate DFE in a 65-nm CMOS technology. The proposed DFE consumes 0.68-mW from a 1-V supply and compensates for 7-dB channel loss at Nyquist when processing 20-Gb/s data.","PeriodicalId":144691,"journal":{"name":"2019 17th IEEE International New Circuits and Systems Conference (NEWCAS)","volume":"71 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"A 34-fJ/bit 20-Gb/s 1/8-rate Charge-Steering DFE for IoT Applications\",\"authors\":\"M. Saif, Khaled M. Hassan, Ahmed Abdelati, S. Ibrahim\",\"doi\":\"10.1109/NEWCAS44328.2019.8961251\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The need for receiver equalization in wireline communication systems has increased with the large increase in data rates. There are two main categories for equalizers; continuous-time linear equalizers and non-linear equalizers implemented as decision feedback equalizers (DFE). Most DFEs use half-rate or quarter-rate architectures. The DFE proposed in this paper, however, uses a 1/8-rate architecture to relax the timing constraints and reduce power consumption. This paper presents the design of a 1-tap 20-Gb/s charge-steering 1/8-rate DFE in a 65-nm CMOS technology. The proposed DFE consumes 0.68-mW from a 1-V supply and compensates for 7-dB channel loss at Nyquist when processing 20-Gb/s data.\",\"PeriodicalId\":144691,\"journal\":{\"name\":\"2019 17th IEEE International New Circuits and Systems Conference (NEWCAS)\",\"volume\":\"71 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2019-06-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2019 17th IEEE International New Circuits and Systems Conference (NEWCAS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/NEWCAS44328.2019.8961251\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 17th IEEE International New Circuits and Systems Conference (NEWCAS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/NEWCAS44328.2019.8961251","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A 34-fJ/bit 20-Gb/s 1/8-rate Charge-Steering DFE for IoT Applications
The need for receiver equalization in wireline communication systems has increased with the large increase in data rates. There are two main categories for equalizers; continuous-time linear equalizers and non-linear equalizers implemented as decision feedback equalizers (DFE). Most DFEs use half-rate or quarter-rate architectures. The DFE proposed in this paper, however, uses a 1/8-rate architecture to relax the timing constraints and reduce power consumption. This paper presents the design of a 1-tap 20-Gb/s charge-steering 1/8-rate DFE in a 65-nm CMOS technology. The proposed DFE consumes 0.68-mW from a 1-V supply and compensates for 7-dB channel loss at Nyquist when processing 20-Gb/s data.