Seung-Jun Lee, J. Baek, M. Paff, Bonchul Koo, Gyu-Tae Hwang, Young-Shig Choi, Tae-Geun Kim
{"title":"用于可变速率QPSK解调和前向纠错的单片DVB接收机","authors":"Seung-Jun Lee, J. Baek, M. Paff, Bonchul Koo, Gyu-Tae Hwang, Young-Shig Choi, Tae-Geun Kim","doi":"10.1109/CICC.1997.606623","DOIUrl":null,"url":null,"abstract":"This paper describes a single chip DVB compliant receiver that integrates a variable rate QPSK demodulator with a Viterbi decoder, de-interleaver, and a Reed-Solomon decoder. Using a fixed rate sampling clock it handles continuously variable symbol rate from 1 Msps to 45 Msps. Careful floor planning and flat place and route squeezed the 116,000 nand-equivalent gate design into an area of 38.8 mm/sup 2/. It has been fabricated with a 0.5 /spl mu/m CMOS TLM process. It has been extensively tested in a real-world set-up and proved fully functional.","PeriodicalId":111737,"journal":{"name":"Proceedings of CICC 97 - Custom Integrated Circuits Conference","volume":"16 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1997-05-05","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"A single chip DVB receiver for variable-rate QPSK demodulation and forward error correction\",\"authors\":\"Seung-Jun Lee, J. Baek, M. Paff, Bonchul Koo, Gyu-Tae Hwang, Young-Shig Choi, Tae-Geun Kim\",\"doi\":\"10.1109/CICC.1997.606623\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper describes a single chip DVB compliant receiver that integrates a variable rate QPSK demodulator with a Viterbi decoder, de-interleaver, and a Reed-Solomon decoder. Using a fixed rate sampling clock it handles continuously variable symbol rate from 1 Msps to 45 Msps. Careful floor planning and flat place and route squeezed the 116,000 nand-equivalent gate design into an area of 38.8 mm/sup 2/. It has been fabricated with a 0.5 /spl mu/m CMOS TLM process. It has been extensively tested in a real-world set-up and proved fully functional.\",\"PeriodicalId\":111737,\"journal\":{\"name\":\"Proceedings of CICC 97 - Custom Integrated Circuits Conference\",\"volume\":\"16 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1997-05-05\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of CICC 97 - Custom Integrated Circuits Conference\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/CICC.1997.606623\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of CICC 97 - Custom Integrated Circuits Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CICC.1997.606623","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A single chip DVB receiver for variable-rate QPSK demodulation and forward error correction
This paper describes a single chip DVB compliant receiver that integrates a variable rate QPSK demodulator with a Viterbi decoder, de-interleaver, and a Reed-Solomon decoder. Using a fixed rate sampling clock it handles continuously variable symbol rate from 1 Msps to 45 Msps. Careful floor planning and flat place and route squeezed the 116,000 nand-equivalent gate design into an area of 38.8 mm/sup 2/. It has been fabricated with a 0.5 /spl mu/m CMOS TLM process. It has been extensively tested in a real-world set-up and proved fully functional.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
