面向粗粒度可重构块加密阵列的AES并行映射实现

2016 10th IEEE International Conference on Anti-counterfeiting, Security, and Identification (ASID) Pub Date : 2016-09-01 DOI:10.1109/ICASID.2016.7873919

Yuhang Yang, Wei Li, Jinfu Xu, H. Ni

{"title":"面向粗粒度可重构块加密阵列的AES并行映射实现","authors":"Yuhang Yang, Wei Li, Jinfu Xu, H. Ni","doi":"10.1109/ICASID.2016.7873919","DOIUrl":null,"url":null,"abstract":"In this paper, we explore different parallel mapping implementations of Advanced Encryption Standard (AES) on the Coarse-Grained Reconfigurable Block Encryption Array(RBEA). To improve performance and resource efficiency of the direct mapping implementation, we propose 8 modified implementations based on merger, task duplication and loop unrolling methods. Experimental results show that the improved implementations increase the throughput from 1023.99 Mbps to 13643.96 Mbps and the performance-area ratio from 63.99 Mbps/FB to 309.62 Mbps/FB, developing the superiority of array's computing resources. Compared with other platforms, our work has 1.16–13.34 times higher throughput and 3.55–11.73 times higher throughput per unit of array area.","PeriodicalId":294777,"journal":{"name":"2016 10th IEEE International Conference on Anti-counterfeiting, Security, and Identification (ASID)","volume":"128 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2016-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Parallel mapping implementation of AES for Coarse-Grained Reconfigurable Block Encryption Array\",\"authors\":\"Yuhang Yang, Wei Li, Jinfu Xu, H. Ni\",\"doi\":\"10.1109/ICASID.2016.7873919\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper, we explore different parallel mapping implementations of Advanced Encryption Standard (AES) on the Coarse-Grained Reconfigurable Block Encryption Array(RBEA). To improve performance and resource efficiency of the direct mapping implementation, we propose 8 modified implementations based on merger, task duplication and loop unrolling methods. Experimental results show that the improved implementations increase the throughput from 1023.99 Mbps to 13643.96 Mbps and the performance-area ratio from 63.99 Mbps/FB to 309.62 Mbps/FB, developing the superiority of array's computing resources. Compared with other platforms, our work has 1.16–13.34 times higher throughput and 3.55–11.73 times higher throughput per unit of array area.\",\"PeriodicalId\":294777,\"journal\":{\"name\":\"2016 10th IEEE International Conference on Anti-counterfeiting, Security, and Identification (ASID)\",\"volume\":\"128 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2016-09-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2016 10th IEEE International Conference on Anti-counterfeiting, Security, and Identification (ASID)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICASID.2016.7873919\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 10th IEEE International Conference on Anti-counterfeiting, Security, and Identification (ASID)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICASID.2016.7873919","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 1

摘要

在本文中，我们探讨了高级加密标准(AES)在粗粒度可重构块加密阵列(RBEA)上的不同并行映射实现。为了提高直接映射实现的性能和资源效率，我们提出了8种基于合并、任务复制和循环展开方法的改进实现。实验结果表明，改进后的实现将吞吐量从1023.99 Mbps提高到13643.96 Mbps，性能面积比从63.99 Mbps/FB提高到309.62 Mbps/FB，发挥了阵列计算资源的优势。与其他平台相比，我们的工作吞吐量高1.16-13.34倍，单位阵列面积吞吐量高3.55-11.73倍。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

Parallel mapping implementation of AES for Coarse-Grained Reconfigurable Block Encryption Array

In this paper, we explore different parallel mapping implementations of Advanced Encryption Standard (AES) on the Coarse-Grained Reconfigurable Block Encryption Array(RBEA). To improve performance and resource efficiency of the direct mapping implementation, we propose 8 modified implementations based on merger, task duplication and loop unrolling methods. Experimental results show that the improved implementations increase the throughput from 1023.99 Mbps to 13643.96 Mbps and the performance-area ratio from 63.99 Mbps/FB to 309.62 Mbps/FB, developing the superiority of array's computing resources. Compared with other platforms, our work has 1.16–13.34 times higher throughput and 3.55–11.73 times higher throughput per unit of array area.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2016 10th IEEE International Conference on Anti-counterfeiting, Security, and Identification (ASID)

自引率

0.00%

发文量