一种用于传感器网络接收机的新型ADC转换器设计

R. Laajimi, M. Masmoudi
{"title":"一种用于传感器网络接收机的新型ADC转换器设计","authors":"R. Laajimi, M. Masmoudi","doi":"10.1109/ICCVIA.2015.7351889","DOIUrl":null,"url":null,"abstract":"This paper describes the concept of sensor network receiver which has been made viable by a modified protocol ZIGBEE. This protocol needs a direct conversion receiver or homodyne for low manufacturing costs, easy integration and low power consumption. One of the most significant building-blocks in the homodyne architecture is Sigma-Delta Analogue to Digital Converter (ADC). We present the studying and sizing of this component which is designed to provide a higher speed of 10.24 MHz at large bandwidth of 80 MHz. For such specifications, a flexible third order ΣΔ ADC, with a mono-bit quantizer is presented and its simulations results are shown by using Matlab Simulink. With 0.35μm CMOS technology, the ΣΔ modulator achieves 86 dB dynamic range, and 85 dB signal to noise ratio (SNR) over a 80 KHz signal bandwidth with an oversampling ratio (OSR) of 88 at ±1.5V supply voltage.","PeriodicalId":419122,"journal":{"name":"International Conference on Computer Vision and Image Analysis Applications","volume":"AES-23 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2015-12-10","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A novel design of an ADC converter using for sensor network receiver\",\"authors\":\"R. Laajimi, M. Masmoudi\",\"doi\":\"10.1109/ICCVIA.2015.7351889\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper describes the concept of sensor network receiver which has been made viable by a modified protocol ZIGBEE. This protocol needs a direct conversion receiver or homodyne for low manufacturing costs, easy integration and low power consumption. One of the most significant building-blocks in the homodyne architecture is Sigma-Delta Analogue to Digital Converter (ADC). We present the studying and sizing of this component which is designed to provide a higher speed of 10.24 MHz at large bandwidth of 80 MHz. For such specifications, a flexible third order ΣΔ ADC, with a mono-bit quantizer is presented and its simulations results are shown by using Matlab Simulink. With 0.35μm CMOS technology, the ΣΔ modulator achieves 86 dB dynamic range, and 85 dB signal to noise ratio (SNR) over a 80 KHz signal bandwidth with an oversampling ratio (OSR) of 88 at ±1.5V supply voltage.\",\"PeriodicalId\":419122,\"journal\":{\"name\":\"International Conference on Computer Vision and Image Analysis Applications\",\"volume\":\"AES-23 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2015-12-10\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"International Conference on Computer Vision and Image Analysis Applications\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICCVIA.2015.7351889\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"International Conference on Computer Vision and Image Analysis Applications","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICCVIA.2015.7351889","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

本文介绍了传感器网络接收器的概念,并通过改进的ZIGBEE协议使其成为可能。该协议需要直接转换接收器或纯差,以降低制造成本,易于集成和低功耗。在零差架构中最重要的组成部分之一是Sigma-Delta模拟数字转换器(ADC)。我们介绍了该组件的研究和尺寸,该组件旨在在80mhz的大带宽下提供10.24 MHz的更高速度。为此,提出了一种灵活的三阶ΣΔ单比特量化ADC,并利用Matlab Simulink给出了仿真结果。该ΣΔ调制器采用0.35μm CMOS技术,在±1.5V电源电压下,在80 KHz信号带宽下实现了86 dB的动态范围和85 dB的信噪比(SNR),过采样比(OSR)为88。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A novel design of an ADC converter using for sensor network receiver
This paper describes the concept of sensor network receiver which has been made viable by a modified protocol ZIGBEE. This protocol needs a direct conversion receiver or homodyne for low manufacturing costs, easy integration and low power consumption. One of the most significant building-blocks in the homodyne architecture is Sigma-Delta Analogue to Digital Converter (ADC). We present the studying and sizing of this component which is designed to provide a higher speed of 10.24 MHz at large bandwidth of 80 MHz. For such specifications, a flexible third order ΣΔ ADC, with a mono-bit quantizer is presented and its simulations results are shown by using Matlab Simulink. With 0.35μm CMOS technology, the ΣΔ modulator achieves 86 dB dynamic range, and 85 dB signal to noise ratio (SNR) over a 80 KHz signal bandwidth with an oversampling ratio (OSR) of 88 at ±1.5V supply voltage.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信