通过实现一个完整的MP3解码器教学数字hw设计

Proceedings 2003 IEEE International Conference on Microelectronic Systems Education. MSE'03 Pub Date : 2003-06-01 DOI:10.1109/MSE.2003.1205241

H. Hedberg, T. Lenart, Henrik Svensson, P. Nilsson, V. Öwall

{"title":"通过实现一个完整的MP3解码器教学数字hw设计","authors":"H. Hedberg, T. Lenart, Henrik Svensson, P. Nilsson, V. Öwall","doi":"10.1109/MSE.2003.1205241","DOIUrl":null,"url":null,"abstract":"This paper describes a project course that focuses on all the different stages in an ASIC design flow. The project starts at algorithm level, followed by architecture selection, netlist generation, down to physical layout, fabrication, and finally verification. The scope of the project, implementing a complete MP3 decoder in VHDL and sending it for fabrication, motivates the students to work hard towards a common goal.","PeriodicalId":137611,"journal":{"name":"Proceedings 2003 IEEE International Conference on Microelectronic Systems Education. MSE'03","volume":"60 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2003-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"9","resultStr":"{\"title\":\"Teaching digital HW-design by implementing a complete MP3 decoder\",\"authors\":\"H. Hedberg, T. Lenart, Henrik Svensson, P. Nilsson, V. Öwall\",\"doi\":\"10.1109/MSE.2003.1205241\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper describes a project course that focuses on all the different stages in an ASIC design flow. The project starts at algorithm level, followed by architecture selection, netlist generation, down to physical layout, fabrication, and finally verification. The scope of the project, implementing a complete MP3 decoder in VHDL and sending it for fabrication, motivates the students to work hard towards a common goal.\",\"PeriodicalId\":137611,\"journal\":{\"name\":\"Proceedings 2003 IEEE International Conference on Microelectronic Systems Education. MSE'03\",\"volume\":\"60 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2003-06-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"9\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings 2003 IEEE International Conference on Microelectronic Systems Education. MSE'03\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/MSE.2003.1205241\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings 2003 IEEE International Conference on Microelectronic Systems Education. MSE'03","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MSE.2003.1205241","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 9

摘要

本文介绍了一个项目课程，重点介绍了ASIC设计流程中的所有不同阶段。该项目从算法级别开始，然后是架构选择，网表生成，直至物理布局，制造，最后验证。这个项目的范围是在VHDL中实现一个完整的MP3解码器并将其发送给制造，这激励了学生们朝着一个共同的目标努力。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

Teaching digital HW-design by implementing a complete MP3 decoder

This paper describes a project course that focuses on all the different stages in an ASIC design flow. The project starts at algorithm level, followed by architecture selection, netlist generation, down to physical layout, fabrication, and finally verification. The scope of the project, implementing a complete MP3 decoder in VHDL and sending it for fabrication, motivates the students to work hard towards a common goal.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

Proceedings 2003 IEEE International Conference on Microelectronic Systems Education. MSE'03

自引率

0.00%

发文量