F. Sato, H. Tezuka, M. Soda, T. Hashimoto, T. Suzaki, T. Tatsumi, T. Morikawa, T. Tashiro
{"title":"光终端IC:一个2.4 Gb/s的接收器和一个1:16的解复用器","authors":"F. Sato, H. Tezuka, M. Soda, T. Hashimoto, T. Suzaki, T. Tatsumi, T. Morikawa, T. Tashiro","doi":"10.1109/BIPOL.1995.493889","DOIUrl":null,"url":null,"abstract":"This paper reports the 2.4 Gb/s optical terminal IC integrating high-speed analog and digital circuits for future optical networks. The IC consists of a receiver (a preamplifier, an automatic gain control (AGC) amplifier, a phase-locked-loop (PLL), a D-F/F), and a 1:16 demultiplexer (DMUX). An input offset control circuit is included in the AGC amplifier for wide dynamic range. The trench isolation and SOI technologies are introduced to reduce the crosstalk effect between the amplifiers and the PLL.","PeriodicalId":230944,"journal":{"name":"Proceedings of Bipolar/Bicmos Circuits and Technology Meeting","volume":"61 2 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1995-10-02","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"The optical terminal IC: A 2.4 Gb/s receiver and a 1:16 demultiplexer in one chip\",\"authors\":\"F. Sato, H. Tezuka, M. Soda, T. Hashimoto, T. Suzaki, T. Tatsumi, T. Morikawa, T. Tashiro\",\"doi\":\"10.1109/BIPOL.1995.493889\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper reports the 2.4 Gb/s optical terminal IC integrating high-speed analog and digital circuits for future optical networks. The IC consists of a receiver (a preamplifier, an automatic gain control (AGC) amplifier, a phase-locked-loop (PLL), a D-F/F), and a 1:16 demultiplexer (DMUX). An input offset control circuit is included in the AGC amplifier for wide dynamic range. The trench isolation and SOI technologies are introduced to reduce the crosstalk effect between the amplifiers and the PLL.\",\"PeriodicalId\":230944,\"journal\":{\"name\":\"Proceedings of Bipolar/Bicmos Circuits and Technology Meeting\",\"volume\":\"61 2 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1995-10-02\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of Bipolar/Bicmos Circuits and Technology Meeting\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/BIPOL.1995.493889\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of Bipolar/Bicmos Circuits and Technology Meeting","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/BIPOL.1995.493889","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
The optical terminal IC: A 2.4 Gb/s receiver and a 1:16 demultiplexer in one chip
This paper reports the 2.4 Gb/s optical terminal IC integrating high-speed analog and digital circuits for future optical networks. The IC consists of a receiver (a preamplifier, an automatic gain control (AGC) amplifier, a phase-locked-loop (PLL), a D-F/F), and a 1:16 demultiplexer (DMUX). An input offset control circuit is included in the AGC amplifier for wide dynamic range. The trench isolation and SOI technologies are introduced to reduce the crosstalk effect between the amplifiers and the PLL.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
