CMOS带宽可调低通滤波器的设计

2020 IEEE 5th International Conference on Integrated Circuits and Microsystems (ICICM) Pub Date : 2020-10-23 DOI:10.1109/ICICM50929.2020.9292272

Hao Guo, Youming Zhang, Xusheng Tang, Junjie Li, F. Huang, N. Jiang

{"title":"CMOS带宽可调低通滤波器的设计","authors":"Hao Guo, Youming Zhang, Xusheng Tang, Junjie Li, F. Huang, N. Jiang","doi":"10.1109/ICICM50929.2020.9292272","DOIUrl":null,"url":null,"abstract":"In this paper, a fully integrated bandwidth tunable low-pass filter based on 0.13\\ \\mu \\mathrm{m}$ CMOS technology is proposed. Active-RC structure is selected as the basic filtering unit. In order to achieve better suppression characteristics, 3-stage Sallen-Key second-order low-pass filter units are adopted as cascading. The filter tunable by 15 steps from 4 to 60 MHz in steps of 4 MHz. The double cutoff frequency suppression is greater than 30dB and the IIP3 is 14.2dBm. The power supply voltage used for this chip is 1.2V with occupying 0.2 mm2 area.","PeriodicalId":364285,"journal":{"name":"2020 IEEE 5th International Conference on Integrated Circuits and Microsystems (ICICM)","volume":"33 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2020-10-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Design of CMOS Bandwidth Tunable Low-Pass Filter\",\"authors\":\"Hao Guo, Youming Zhang, Xusheng Tang, Junjie Li, F. Huang, N. Jiang\",\"doi\":\"10.1109/ICICM50929.2020.9292272\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper, a fully integrated bandwidth tunable low-pass filter based on 0.13\\\\ \\\\mu \\\\mathrm{m}$ CMOS technology is proposed. Active-RC structure is selected as the basic filtering unit. In order to achieve better suppression characteristics, 3-stage Sallen-Key second-order low-pass filter units are adopted as cascading. The filter tunable by 15 steps from 4 to 60 MHz in steps of 4 MHz. The double cutoff frequency suppression is greater than 30dB and the IIP3 is 14.2dBm. The power supply voltage used for this chip is 1.2V with occupying 0.2 mm2 area.\",\"PeriodicalId\":364285,\"journal\":{\"name\":\"2020 IEEE 5th International Conference on Integrated Circuits and Microsystems (ICICM)\",\"volume\":\"33 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2020-10-23\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2020 IEEE 5th International Conference on Integrated Circuits and Microsystems (ICICM)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICICM50929.2020.9292272\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 IEEE 5th International Conference on Integrated Circuits and Microsystems (ICICM)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICICM50929.2020.9292272","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 1

摘要

本文提出了一种基于0.13\ \mu \mathrm{m}$ CMOS技术的全集成带宽可调低通滤波器。选择Active-RC结构作为基本过滤单元。为了获得更好的抑制特性，采用三级Sallen-Key二阶低通滤波器单元进行级联。该滤波器可调15步从4到60兆赫在4兆赫的步骤。双截止频率抑制大于30dB, IIP3为14.2dBm。该芯片使用的电源电压为1.2V，占地面积为0.2 mm2。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

Design of CMOS Bandwidth Tunable Low-Pass Filter

In this paper, a fully integrated bandwidth tunable low-pass filter based on 0.13\ \mu \mathrm{m}$ CMOS technology is proposed. Active-RC structure is selected as the basic filtering unit. In order to achieve better suppression characteristics, 3-stage Sallen-Key second-order low-pass filter units are adopted as cascading. The filter tunable by 15 steps from 4 to 60 MHz in steps of 4 MHz. The double cutoff frequency suppression is greater than 30dB and the IIP3 is 14.2dBm. The power supply voltage used for this chip is 1.2V with occupying 0.2 mm2 area.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2020 IEEE 5th International Conference on Integrated Circuits and Microsystems (ICICM)

自引率

0.00%

发文量